Dielectric characterization and dopant profile extraction using scanning capacitance microscopy by WONG KIN MUN
DIELECTRIC CHARACTERIZATION AND 
















WONG KIN MUN 









A THESIS SUBMITTED FOR  
THE DEGREE OF 
 





DEPARTMENT OF ELECTRICAL AND COMPUTER 
ENGINEERING 
 






The author would like to express his heartfelt thanks and gratitude to his 
supervisor, Assoc. Prof. Chim Wai Kin, for his invaluable advice and guidance 
throughout the entire course of the project. He has imparted lots of knowledge and 
experience in the project-related area and his understanding and encouragement 
during the hard times are truly appreciated. The author is very thankful to Mr 
Steve Kwa and the staff of the Engineering Information Technology Unit (e-ITU) 
for their support during the project. The author is appreciative of the help and 
encouragement from his good friend, Mr Yan Jian during the Ph.D. candidature. 
The author would like to express his appreciation to Mrs CM Ho, Ms Anna Li and 
other staff of the Center for Integrated Circuit Failure Analysis and Reliability 
(CICFAR) for kindly providing support to him during the project. The author 
would also like to mention his appreciation to the research scholars from CICFAR 
lab, Jayson Koh, Merrvyn Tay, Yeow Hoe, Sing Yang, Jianxin, Szu Huat, Heng 
Wah, Alfred Quah, Soon Huat, Li Qi and others for the wonderful company and 
friendship they had provided. The author would also like to thank Mr. Walter Lim 
and research scholars of the Microelectronics Laboratory for all the help rendered 
in the preparation of the experimental samples. Finally, the author would like to 














LIST OF FIGURES vi
 










1.2 Motivation of the Project 
 
3
1.3 Project Objectives 
 
4









2.2 Initial Developments of Scanning Capacitance Microscopy (SCM) 
 
10
2.3 SCM Dopant Profiling 
 
11
2.3.1 Two-dimensional dopant profile extraction methods 
 
11
2.3.2 Factors affecting the accuracy of SCM dopant profiling 
 
15
















3.2.1 Theory of Operation of the SCM 
 
24
3.2.2 The Working Principle of the SCM  
 
27
3.2.3 UHF Resonant Capacitance Sensor  
 
28
3.2.4 Differentiation of Carrier Types by Lock-in Amplifier  
 
29
3.3 Description of Secondary Ion Mass Spectroscopy (SIMS) 
 
30








3.6 Effects of Interface Trapped Charges 
 
48
3.7 Two-Frequency Corrected Technique on C-V Curves 
 
52
3.8 Terman’s Method 
 
58
3.9 Conductance Method  
 
61




CHAPTER 4         CAPACITANCE – VOLTAGE (C-V) AND 
SCANNING CAPACITANCE MICROSCOPY 
MEASUREMENTS ON HIGH AND LOW 





4.2 Preparation of High Temperature Oxide Samples 
 
76
4.3 Conductance Measurements on High Temperature Oxide Samples 
and Comparison using Terman’s Method  
 
78
4.4 SCM dC/dV Measurements on High Temperature Oxide Samples 













4.7 Effect of Hydrogen Peroxide and Ultraviolet Irradiation on the Low 







CHAPTER 5 THEORETICAL MODEL OF INTERFACE 
TRAP DENSITY FOR SCANNING 







5.2 Motivation for developing a theoretical model of interface trap 
density extraction from SCM measurements 
 
112
5.3 Development of a theoretical model of interface trap density using 
the spread of the differential capacitance characteristics 
 
115
5.4 Measurement of the spatial distribution of interface trap density in 
strained channel transistors using the SCM theoretical model 
 
125




CHAPTER 6 DOPANT PROFILE EXTRACTION FROM 
SCANNING CAPACITANCE MICROSCOPY 






6.2 Preparation of the deep p-n junction samples 
 
137
6.3 Inverse modeling of SCM data from deep p-n junctions using the 
ratio calibration method 
 
138
6.4 Preparation of the shallow p-n junction samples 
 
145




6.6 Inverse modeling of SCM data from shallow p-n junctions using the 







CHAPTER 7 CONTRAST REVERSAL EFFECT IN 
SCANNING CAPACITANCE MICROSCOPY 






7.2 Sample preparation, SCM measurements on the multiple dopant 
step sample and theoretical simulations 
 
179
7.3 Understanding the physical processes causing SCM contrast 
reversal from theoretical simulations 
 
183










8.1.1 Dielectric characterization using SCM 
 
191
8.1.2  SCM dopant profile extraction 
 
192






APPENDIX A:  



















LIST OF FIGURES 
 
Figure 2.1 : The different types of scanning probe microscopy techniques           9 
 
Figure 3.1 : Schematic layout of a SCM detection system [67]           25 
 
Figure 3.2 : Change in capacitance due to an alternating electric field in 
accumulation [67]                25 
 
Figure 3.3 : Change in capacitance due to an alternating electric field in depletion 
[67]                         25 
 
Figure 3.4 : Change in capacitance vs applied ac voltage for a n-type substrate   28 
 
Figure 3.5 : Capacitance sensor resonant tuning curves for two values of   
tip/sample capacitance value [67]              29 
 
Figure 3.6 : Schematic of the SCM lock-in amplifier            29 
 
Figure 3.7 : Graphical definition of )(xφ  and sφ             32 
 
Figure 3.8 : Relationship between )(xφ  and the energy band bending         33 
 
Figure 3.9 : Variation of total charge density in silicon as a function of surface 
band bending [68]                36 
 
Figure 3.10 : Small equivalent circuit of a MOS capacitor [68]          38 
 
Figure 3.11 : C-V characteristics for different conditions : (a) low frequency, (b) 
high frequency and (c) deep depletion [68]                    43 
 
Figure 3.12 : Potential band diagram of a metal-oxide-semiconductor system     44  
 
Figure 3.13 : Ideal C-V curve shifted by work function difference and oxide fixed 
charge                 48 
 
Figure 3.14 : Stretch-out of the C-V curve due to interface trapped charges         50 
 
Figure 3.15 : Small signal equivalent circuit model of the MOS capacitor         53 
 
Figure 3.16 : Series circuit model for MOS capacitor           54 
 
Figure 3.17 : Parallel circuit model for MOS capacitor           54 
 
Figure 3.18 : High frequency C-V measurements of the MOS capacitor         55 
 
Figure 3.19 : Two-frequency corrected C-V curves            57 
 vii
Figure 3.20 : Comparison between a measured two-frequency corrected C-V curve 
with an ideal high frequency C-V curve             59 
 
Figure 3.21 : Comparison of a measured high frequency C-V curve with stretch- 
out effect to the ideal high frequency C-V curve            60 
 
Figure 3.22 : A graph of ΔVg vs sψ  for extraction of interface traps         60 
 
Figure 3.23 : Equivalent circuit of the MOS capacitor for the average interface 
trap admittance [79]               64 
 
Figure 3.24 : A calculated 〈Gp〉/ω vs f curve [79]            66 
 
Figure 3.25 : Plot of ξp which is the maximum of 〈Gp〉/ω as a function of σs [79]67 
  
Figure 3.26 : Plot of fD as a function of σs [79]            67 
 








nl  as a function of σs for various choices of the 
fractional value for the width fw [79]                     68 
 
Figure 3.28 : Equivalent circuit of the MOS capacitor biased in 
 accumulation [79]                        71
   
Figure 3.29 : Simplified circuit used to extract the value of Cox and Rs from the 
measured admittance in accumulation [79]            72 
 
Figure 4.1 : Two-frequency (100 kHz and 200 kHz) corrected C-V curve for the 
nitrided gate oxide sample C3p1              79 
 
Figure 4.2 : A family of 〈Gp〉/ω vs f curves at different applied gate bias for 
sample C3p1                81 
 
Figure 4.3 : The energy distribution of the interface trap density for sample C3p1 
obtained using the conductance method and Terman’s method            82 
 
Figure 4.4 : The energy distribution of the interface trap density for the different 
samples in Table 4.1. Etrap - Ei represents the energy of the interface trap with 
respect to the intrinsic Fermi energy             83 
 
Figure 4.5 : SCM schematic setup              84 
 
Figure 4.6 : Measured dC/dV versus probe tip (Vtip) for samples C3p1 and  
C3p2                          86 
 
 viii
Figure 4.7 : Calculated dC/dV versus probe tip (Vtip) for samples C3p1 and C3p2. 
The calculated dC/dV plot for zero interface trap density and zero oxide fixed 
charge (circle symbol) is also shown             86 
 
Figure 4.8 : Measured dC/dV versus probe tip (Vtip) for samples M4p1 and  
M4p2                          88 
 
Figure 4.9 : Calculated dC/dV versus probe tip (Vtip) for samples M4p1 and  
M4p2                          88 
 
Figure 4.10 : Plot of |Vtip(average)| versus Dit(mg)  or Nf for the oxide (SiO2)  
samples                         89 
 
Figure 4.11 : Plot of FWHM for the oxide (SiO2) samples against their midgap 
interface trap density Dit(mg)              91 
 
Figure 4.12 : dC/dV curves for a range of ac voltage biases at a fixed sweep rate 
for the nitrided HfO2 sample              94 
 
Figure 4.13 : dC/dV curves for varying sweep rates at a fixed ac voltage bias of 
0.1V for the nitrided HfO2 sample             96 
 
Figure 4.14 : Measured dC/dV versus probe tip bias (Vtip) for the high-k HfO2 
sample                 98 
 
Figure 4.15 : Plot of |Vtip(average)| versus Dit(mg)  or Nf for SiO2 and the high-k 
nitrided HfO2 samples             101 
 
Figure 4.16 : FWHM values for the various samples (SiO2 and high-k) plotted 
against the mid-gap interface trap density          102 
 
Figure 4.17 : dC/dV vs V curve for the low temperature oxide without hydrogen 
peroxide immersion and UV irradiation           105 
 
Figure 4.18 : dC/dV vs V curve for the low temperature oxide grown with 
hydrogen  peroxide immersion            106 
 
Figure 4.19 : Effect of the hydrogen peroxide immersion on the smoothed dC/dV 
curves showing differences in the interfacial quality of the low temperature 
oxide grown               106 
 
Figure 4.20 : Schematic C-V diagram to explain the spurious peak in the dC/dV 
curve as a result of deep depletion effect and the return to equilibrium       107 
 
Figure 4.21 : dC/dV vs V curve for the low temperature oxide grown with 
hydrogen  peroxide immersion and UV light irradiation         108 
 
 ix
Figure 4.22 : Effect of the hydrogen peroxide immersion and UV light irradition 
on the smoothed dC/dV curves of the low temperature oxide grown       109 
 
Figure 5.1 : Schematic diagram of the SCM measurement setup with a typical 
dVdC /  versus Vg  characteristics curve [64]          114 
 
Figure 5.2 : Comparison of itD  values calculated and extracted using the SCM 
theoretical model with that from conductance measurement        124 
 
Figure 5.3 : Cross-sectional schematic diagram of the strained channel  
transistor                          127 
 
Figure 5.4 : Typical plots of the dVdC /  versus tipV  characteristic at the center of 
the channel and near the S/D regions           128 
 
Figure 5.5 : Spatial distribution of the itD  values, extracted from SCM 
measurements and calculated using the developed theoretical model, at the 
center of the channel (corresponding to x = 0 nm) and at other spatial locations 
in increments of 50 nm from x = 0 nm           131 
 
Figure 5.6 : Germanium concentration, obtained from energy dispersive X-ray 
spectroscopy measurements, along the [110] channel direction at different 
locations “1” to “5” for one half of a strained channel transistor structure with 
the cross-section TEM image of the transistor as an inset. The transistor has a 
gate length of 50 nm.             132 
 
Figure 6.1 : Mesh structure for modeling in MEDICI         140 
 
Figure 6.2 : Experimental SCM CΔ  profile for the deep p-n junction       141 
 
Figure 6.3 : Forward simulation of CΔ  profile for different values of FN and 
itD                   142 
 
Figure 6.4 : Inverse modeling for the SCM experimental CΔ  curve showing the 
target CΔ , initial CΔ  and the CΔ  profiles at the 74th and 104th  
iterations                145 
 
Figure 6.5 : Plot of dopant concentration against depth using the TSUPREM4 
simulation for Sample A             152 
 
Figure 6.6 : Plot of the SIMS dopant concentration against depth for  
Sample A                152 
 
Figure 6.7 : Comparison of the extracted SCM dopant profile from the theoretical 




Figure 6.8 : Plot of intrinsic carrier concentration against the dopant concentration 
for silicon.           indicates experimental value of Vol’fson and Subashiev 
[97];         indicates calculated values of Mock [98-99];        indicates 
calculated values of Van Overstraeten et al. [100]; Solid circles indicates 
experimental values of Slotboom and deGraaf [101]          155 
 
Figure 6.9 : High frequency C-V showing the difference in the CΔ  values due to 
deep depletion              156 
 
Figure 6.10 : Comparison of the extracted SCM dopant profiles from 3 different  
measurement locations of Sample A using the improved theoretical model 
(with deep depletion included) with the SIMS dopant profile         167 
 
Figure 6.11 : Inverse modeling for the SCM experimental CΔ  curve showing the  
target CΔ , initial CΔ  and the CΔ  profiles at the 45th and 148th  
iterations               169 
 
Figure 6.12 : Extracted dopant profiles (after 148 iterations) from inverse 
modeling compared with the SIMS profiles (SIMS 1 and SIMS 2). Te initial 
(guess) dopant profile and the dopant profile after 45 iterations of inverse 
modeling are also shown             169 
 
Figure 6.13 : Inverse modeling for the SCM experimental CΔ  curve with the 
dopant profile from the analytic model used as initial guess        171 
 
Figure 6.14 : Extracted dopant profile from inverse modeling using the dopant 
profile from the analytic model as initial guess          171 
 
Figure 6.15 : Comparison of the relative RMS error between the two different 
inverse modeling procedure             172 
 
Figure 6.16 : Measured dopant profiles from SIMS and SCM extracted dopant 
profiles using the improved analytical model (with deep depletion effects 
accounted for) for Samples B,C and D           173 
 
Figure 6.17 : Extracted SCM profile of the ultra-shallow p-n junction sample D 
using deep-depletion modeling. The SCM profiles are compared and verified 
with the boron concentration on the p-side of the respective junction, obtained 
from SIMS measurements.            174 
 
Figure 6.18 : Inverse modeling for the SCM experimental CΔ  curve with the 
dopant profile from the analytic model used as initial guess for Sample D   176 
 
Figure 6.19 : Extracted dopant profile from inverse modeling using the dopant 
profile from the analytic model as initial guess for Sample D        176 
 
Figure 7.1 : Simulated and experimental (measured) peak dC/dV magnitude 
plotted against dopant concentration           181 
 
 xi
Figure 7.2: FWHM of the differential capacitance characteristics before and after 
FG anneal plotted against the dopant concentration         182 
 
Figure 7.3 : Schematic diagram of the different cases simulated        184 
 
Figure 7.4: Simulated peak dC/dV magnitude plotted against dopant concentration 
for Case (a) to Case (f) in Figure 7.3           185 
 
Figure 7.5 : Simulated surface band bending plotted against dopant concentration 
for Case (a) to Case (f) in Figure 7.3           185 
 
Figure 7.6 : Net recombination of carriers plotted against the distance from the Si-







































LIST OF TABLES 
 
 
Table 4.1 : Parameters of the oxide samples extracted from two-frequency 
corrected C-V curves               80 
 
Table 4.2 : Oxide sample parameters extracted from C-V and SCM  
measurements                         85 
 
Table 4.3 : Location of the maximum dC/dV peak and the FWHM values at 
different ac bias for the nitrided HfO2 sample            95 
 
Table 4.4 : Location of the maximum dC/dV peak and the FWHM values for 
sweep rates of 0.24 Vs-1, 1.2 Vs-1 and 2.4 Vs-1 at a fixed ac voltage bias of 
0.10V for the nitrided HfO2 sample             97 
 
Table 4.5 : Parameters extracted from C-V and SCM measurements for SiO2 
samples (Table 4.2) and the high-k nitrided HfO2 sample          98 
 
Table 4.6 : Vtip at maximum dC/dV and FWHM values for the low temperature 
oxide samples grown under different conditions          110 
 
Table 5.1 : The values of skewness ( SK ) and kurtosis ( KU ) and their respective 
test statistics ( SKZ  and KUZ ) values at 8 different spatial locations of a thermal 
oxide fabricated using wet oxidation           119 
 
Table 6.1 : Different implant energy and dosage for p-n junction samples  
























Scanning capacitance microscopy (SCM) is developing into an important, non-
destructive, nano-characterization technique for dopant profiling and 
characterization of submicrometer semiconductor structures as it possesses high 
spatial resolution of less than 10 nm. This work investigates the application of 
SCM for dopant profiling on deep (junction depth of ~1 μm) and shallow 
(junction depth of 100 nm or less) p-n junctions, with the objective of developing 
an accurate quantitative model for extraction of dopant concentration from two-
dimensional SCM measurements. An analytical model for direct conversion of the 
measured SCM differential capacitance (ΔC or dC/dV) into dopant concentration 
was developed. This model, which considers the deep-depletion effect, can 
provide a fairly good initial guess of the dopant profile for faster convergence in 
inverse modeling simulation. The contrast reversal effect, which affects the 
accuracy of SCM dopant profile extraction, was also investigated in this work. 
The contrast reversal effect refers to the bias-dependent, non-monotonic behavior 
of the SCM output signal as a function of dopant concentration It was found that 
the physical mechanism responsible for the contrast reversal could be explained 
by the difference in the capture/emission time constant of the interface states and 
the series resistance of the semiconductor sample with an overlying oxide. In 
addition to dopant profiling, the SCM technique was also applied to the 
characterization of the overlying oxide layer on the semiconductor sample. Using 
silicon dioxide of various thickness and quality, it was shown that the spread, or 
the full-width at half-maximum (FWHM), of the SCM dC/dV peak is correlated 
 xiv
with the trap density ( itD ) at the oxide-semiconductor interface. A theoretical 
model was developed in this work to allow itD  to be obtained from the extracted 
FWHM values. Utilizing the high spatial resolution capability of the SCM, the 
developed model was applied to obtain spatially the local distribution of itD  













































The International Technology Roadmap for Semiconductors calls for a two- or 
three- dimensional (2-D/3-D) profiling method with lateral/depth spatial resolution 
of 3nm as critical dimensions of the metal-oxide-semiconductor field effect 
transistors (MOSFETs) continue to decrease into the deep submicron regime [1]. 
Among the 2-D dopant profiling techniques, scanning capacitance microscopy 
(SCM) [2]-[4] is emerging as one of the more promising techniques to meet these 
requirements because of its ability to measure carrier concentration profiles in two 
dimensions with nanometer scale resolution [5]. Several other techniques have 
also shown good potential for high resolution 2-D dopant profiling and these 
include nano-spreading resistance profiling [6], dopant-sensitive chemical etching 
combined with atomic force microscopy measurements [7], inverse modeling of 
current-voltage (I-V) and capacitance-voltage (C-V) measurement data on a metal-
oxide-semiconductor (MOS) transistor [8]-[10]. 
 
The SCM technique uses a nanometer scaled conductive tip to scan over a 
semiconductor surface with a dielectric film on the surface in contact mode. The 
variations in the measured capacitance of the MOS structure formed by the SCM 
probe tip, dielectric oxide layer and the underlying semiconductor sample is 
detected by employing a high frequency resonant capacitance sensitive circuit. 
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The variation of the applied voltage biases to the probe tip causes the depth of the 
depletion region and the semiconductor carrier concentration under the probe to 
vary thereby causing a change in the measured capacitance. The qualitative 
aspects of SCM imaging and bias-dependent contrast formation have been studied 
and are relatively well understood [11]-[13]. 
 
In recent years, due to the high sensitivity and spatial resolution achieved by the 
SCM technique, it has been applied in many areas such as the study of compound 
semiconductors [14]-[15] and III-V heterostructures [16]. SCM has also been 
applied in the microelectronics industry for measurements of cross-sectioned 
MOSFETs to obtain important device parameters such as the effective channel 
length and junction depth [17]. Such measurements will complement established 
1-D measurements and therefore help to shorten cycles of learning during 
technology development. As SCM can provide a link between the dopant 
distributions and carrier movement by measuring the free carrier distributions, it 
can be used to validate device simulations and to monitor the impact of process 
changes on device operation. The differential capacitance (dC/dV) signals in SCM 
images show the carrier type and carrier concentration in semiconductors. 
However, the intensity of the dC/dV signals show a bias-dependent non-
monotonic behavior [18] over a certain range of dopant concentration. Therefore 
the quantitative extraction of dopant concentration using SCM still presents major 
difficulties and challenges, especially in the depletion or space charge region of 




1.2 Motivation of the Project 
 
Scanning capacitance microscopy (SCM) is developing into a very important, 
non-destructive nano-characterization technique for dopant profiling and device 
characterization of submicrometer semiconductor structures as it possesses high 
spatial resolution of less than 10 nm. However, the extraction of the dopant 
concentration from the SCM results usually involves the use of 2-D or 3-D 
numerical approaches as the analysis is mathematically very challenging. Hence 
presently, a widely accepted measurement methodology and interpretation 
technique for quantitative dopant profiling using SCM has yet to be defined. One 
of the more difficult problems facing SCM at the moment is the repeatability and 
variation in the SCM signal between measurements which will complicate the 
extraction of reliable information from SCM experimental data. A large part of 
this problem lies in the fact that many external factors, such as the contrast 
reversal effect and SCM noise, which affect the accuracy in the use of SCM for 
dopant profiling are dependent on the interfacial quality of the oxide layer 
between the SCM probe tip and the semiconductor. Therefore it is necessary to 
continue research and investigate ways or methods for optimizing the conditions 
for quantitative dopant profiling, especially for shallow p-n junctions.  
 
On the other hand, SCM also offers a convenient in-process, non-destructive 
method for monitoring the quality of the oxide (grown on the top of the 
semiconductor) immediately after the oxidation process, without the need for prior 
metallization of the oxide-semiconductor sample. Therefore SCM can be used for 
observing and understanding the impact of process changes on devices which is 
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crucial to the operation of metal-oxide-semiconductor field-effect transistor 
(MOSFET) devices from advanced technologies. Most of the previous work has 
been focused on obtaining qualitative information on the interface trap densities 
and flatband voltage shift of the oxide dielectric layer on the semiconductor. 
However, obtaining quantitative information directly from the SCM 
measurements, which would improve the status of SCM as a dielectric 
characterization tool, is currently still not available. Therefore it is important to 
continue research in the area of quantitative dielectric characterization using SCM.  
 
1.3 Project Objectives 
 
The objective of this project is to develop an accurate quantitative model for the 
extraction of dopant concentration from 2-D scanning capacitance microscopy 
(SCM) measurements as well as to investigate some of the issues such as the 
contrast reversal effect affecting the accuracy of SCM dopant profile extraction. 
This project works towards the aim of obtaining accurate 2-D dopant profiles 
using SCM by inverse modeling. In addition, the dielectric characterization using 
SCM will also be investigated. Basically, the project consists of the following two 
major parts : 
 
• Dopant profile extraction and issues affecting dopant profile extraction 
using SCM 
 
It is necessary to investigate whether previous methods that work for deeper p-n 
junctions (junction depths in the region of microns) are still applicable to shallow 
p-n junctions (junction depths of hundreds of nanometers and below). In addition, 
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SCM measurements would be performed on shallow p-n junctions and an 
analytical model for rapid conversion of SCM data to dopant profile will be 
developed. On the other hand, since SCM is inherently dependent on the 
interfacial oxide quality, various factors such as the oxide fixed charge and 
interface trap charge affecting the difference capacitance (ΔC) will be investigated 
and discussed. In addition, the fundamental physical processes causing the 
contrast reversal effect in SCM will also be investigated so as to achieve a better 
understanding of the optimal conditions for quantitative dopant profiling. 
 
• Dielectric characterization using SCM  
 
The full-width at half-maximum (FWHM) of the ΔC or dVdC /  characteristics 
will be used to monitor the oxide interfacial quality, since the FWHM of the ΔC 
characteristics was found to be strongly dependent on the interface trap density 
due to the stretch-out effect of interface traps on the C-V curve [19]. Using this 
correlation between the FWHM of the differential capacitance ( dVdC / ) 
characteristic and the interface trap density ( itD ), a theoretical quantitative model 
which relates the changes in FWHM to itD  will be developed to calculate the 
midgap interface trap densities directly from the SCM dVdC /  characteristics. In 
addition, C-V and conductance measurements will also be carried out to verify the 






1.4 Thesis Outline 
 
This thesis consists of eight chapters. Following this chapter is a literature survey 
on the various topics relating to SCM. Chapter 3 describes the theory of operation 
of SCM and some fundamental MOS physics. It also explains the conductance 
method used to obtain the interface trap densities. Chapter 4 describes the full-
width at half-maximum (FWHM) of the SCM dVdC /  characteristics as a 
monitor for oxide quality and also investigates the effect of hydrogen peroxide and 
U-V light on the fabrication of the low temperature oxide samples. Chapter 5 
describes a theoretical quantitative model for direct calculation of midgap 
interface trap densities from the dVdC /  characteristics and the application of the 
model for obtaining the interface trap densities at each spatial location along the 
channel of a p-channel MOSFET. Chapter 6 describes investigations of the SCM 
technique for dopant profiling and dopant concentration extraction on both deep 
and shallow p-n junctions. An analytical model (which considers the deep-
depletion effect) was developed for direct conversion of the measured SCM 
differential capacitance (ΔC or dC/dV) into dopant concentration. The analytical 
model can provide a fairly good initial guess of the dopant profile for faster 
convergence in inverse modeling simulation. On the other hand, Chapter 7 
explains the fundamental physical processes causing the contrast reversal effects 
in SCM dopant profiling. Chapter 8 concludes the thesis and suggests some 










Scanning probe microscopy (SPM) consists of a family of microscopy techniques 
where a sharp probe tip is scanned across the surface of a sample and the sample-
tip interaction is observed. The two earlier types of SPM are the Scanning 
Tunneling Microscope (STM) [20] and the Atomic Force Microscope (AFM) [21].  
 
STM was first developed by Binnig et al. [20], where surface microscopy using 
vacuum tunneling was demonstrated for the first time and topographical images 
on an atomic scale were achieved. The sharp STM metal probe tip is positioned a 
few atomic diameters above the conducting sample which is electrically biased 
with respect to the tip. This is because STM relies on the “tunneling current” 
between the probe tip and the sample to sense the topography of the sample. The 
tunneling current will flow from the sample to tip when their separation distance is 
less than 1 nanometer (nm). The tip-to-sample separation can be known by 
monitoring the tunneling current as it changes exponentially with the tip-to-sample 
separation. The STM has two modes of operation which is the “constant height” 
and “constant current” data modes. 
 
On the other hand, the atomic force microscope (AFM) was developed in 1986 by 
G. Binnig, C.F. Quate and Ch. Gerber as a collaboration between IBM and 
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Stanford University [21]. The AFM works on the principle of detecting the 
cantilever deflection due to the repulsion force generated by the overlap of the 
electron cloud at the probe tip with the electron cloud of the sample surface atoms. 
The topographical image of the surface is obtained by maintaining a constant force 
between the tip and the sample with a feedback mechanism. The AFM has three 
different modes of operation, namely the contact mode AFM, non-contact mode 
AFM and the tapping mode AFM. The non-contact AFM mode is used when the 
tip contact with the surface will cause slight changes to the topography of the 
surface. In this mode, the tip hovers about 50 – 150 Angstrom (Å) above the 
surface where the topographical images are constructed due to the detection of the 
attractive Van der Waals forces between the tip and the sample when the tip is 
scanned across the surface. When the AFM is operating in the non-contact mode, 
the forces involved are substantially weaker than those in the contact mode AFM, 
therefore the tip needs to be given a small oscillation. 
 
In the tapping mode AFM, in order to prevent damage to the surface whose 
topography is easily altered, the tip alternately contacts the surface for high 
resolution topographical imaging and then lifts off to avoid dragging the tip across 
the surface. Using a piezoelectric crystal, the cantilever is oscillated at a frequency 
at or near the cantilever’s resonant frequency. The surface features are measured 
due to the reduction in the cantilever oscillation when the oscillating cantilever 
begins to intermittently contact the surface. On the other hand, in the case of 
contact mode AFM, the tip remains in close contact with the surface to be scanned 
and this results in some degree of deformation to the surface. The piezoelectric 
crystal exerts a force on the cantilever which pushes the tip against the surface. 
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The feedback amplifier maintains a constant cantilever deflection (and hence a 
constant force between the tip and sample) by applying a voltage to the 
piezoelectric crystal to raise or lower the cantilever with respect to the sample to 
eliminate any differences in deflection. The topographic image of the sample 
surface is obtained from the vertical distance that the scanner moves at each 
spatial location on the sample. 
 
Examples of other types of SPM are the Electrostatic Force Microscope (EFM) 
[22], Scanning Capacitance Microscope (SCM) [2], Scanning Thermal 
Microscope (SThM) [23], Magnetic Force Microscope (MFM) [24] and Scanning 












Figure 2.1 : The different types of scanning probe microscopy techniques 
 
 





















Scanning Near Field Optical
Microscopy (SNOM)
Scanning Tunnelling Microscopy (STM)
1981-1982
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2.2 Initial Developments of Scanning Capacitance 
Microscopy (SCM) 
 
The scanning capacitance microscope (SCM), based on the atomic force 
microscope (AFM), provides the unique ability to measure carrier concentration 
profiles in semiconductor materials. The first demonstration of the SCM concept 
was shown by Matey and Blanc [26] where the tip was scanned in the tracks of a 
pre-groved disk and it achieved a resolution of 0.1 μm by 0.25 μm. Bugg and 
King [27] and Kleinknecht et al. [28] demonstrated SCM imaging on a scale of 2 
μm and 200 nm, respectively with unguided scanning systems. Williams et al. [29] 
used a scanning tunneling microscope (STM) as a capacitance probe to study 
dopant distribution in silicon samples and demonstrated imaging on a 25nm scale. 
They used a high resolution capacitance sensor to monitor the capacitance 
between a tip of radius 500 Å and a nonuniformly doped sample with lateral as 
well as vertical variations in doping. An ac signal of 30 kHz was applied to the tip 
in addition to the normal dc bias and the capacitance signal was monitored using a 
feedback loop to keep the capacitance signal constant by varying the height of the 
probe tip above the sample surface as the probe was scanned across the sample. 
This minimized the effects of the stray capacitance and low frequency drift and at 
the same time mapped the surface topography. However, the limitation of this 
approach is that if the material properties change, a constant height cannot be 
easily maintained.  
 
Currently, the height of the SCM probe tip is controlled by a conventional contact 
force (atomic force) feedback control and this was first demonstrated by Barrett 
and Quate [30]. The contact force interaction is advantageous because it is 
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essentially independent of the conductivity or dielectric constant of the sample. 
Therefore it is a better approach to control the height on non-conducting surfaces 
than the capacitance interaction. Two images, the topographic or AFM image and 
the capacitance or SCM image, are acquired simultaneously during a scan; the tip 
is scanned under AFM control while capacitance measurements are 
simultaneously performed by the capacitance sensor. This is a powerful feature for 
2-D profiling since two data sets are acquired together and hence the topographic 
and capacitance images can be overlaid. In addition, accurate knowledge of the 
probe tip location on a sample is critical and can often be identified by 
topographical features in the AFM image. However, the dopant profile must be 
obtained from the SCM images or data. The SCM measurements are obtained by 
applying both dc and ac biases to the sample while the capacitance between the tip 
and sample is detected by the ultrahigh frequency (UHF) capacitance sensor. The 
magnitude of the ΔV in the constant ΔV mode is controlled by the ac bias while 
the dc bias is used to sweep the sample from accumulation to inversion. The 
output signal is proportional to the slope of the C-V curve with the peak located 
near the flatband voltage of the MOS system (formed by the probe-dielectric-
semiconductor). 
 
2.3 SCM Dopant Profiling 
2.3.1 Two-dimensional dopant profile extraction methods 
 
In the early applications of SCM for dopant extraction, McMurray and Williams 
[31] used an analytic model which is based on the 1-D MOS capacitor to calculate 
the capacitance between the SCM probe and the underlying semiconductor 
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surface. The semiconductor surface is divided into narrow annular regions 
surrounding the probe tip/oxide contact point to take into account the variation of 
the semiconductor surface potential. The silicon capacitance at each annulus is 
calculated using the standard analytic 1-D band bending model. The model also 
included a correction made to include the effects of the thin oxide layer by 
subtracting the capacitance at each annular region by the oxide capacitance. The 
total capacitance between the probe and the semiconductor is obtained by 
summing over all of the net capacitance contributions from each annular region. A 
second-order model has also been developed to take into account large dopant 
gradients in the semiconductor [32]. Recently, the model has been developed into 
a quasi-3-D model [33] where the 3-D nature of the tip is simulated by breaking it 
into a series of concentric rings distributed along the tip surface. The overall C-V 
characteristics of the 3-D tip is obtained by summing the contributions made by 
each individual ring calculated with a 1-D analytical model (of the MOS 
capacitor) which includes quantum mechanical effects, Fermi-Dirac statistics and 
arbitrary distribution of interface traps [33]. The advantage of the analytic model 
is that the SCM data can be converted to dopant density without the need for long 
computation time. Similarly, Marchiando et al. have performed dopant extraction 
by a calibration curve method using a database of C-V values generated by 
solving Poisson's equation by considering the effects of only majority carriers 
[34]. Their database consists of calibration curves where the change in 
capacitance, ΔC, is produced for a given change in the applied bias, ΔV, as a 
function of the uniform substrate concentration. Their method is essentially a 
point-by-point conversion method where the calibration curves are used to convert 
the spatial variation of the measured ΔC value into dopant concentration. 
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However, such a method will interpret a small ΔC value at a particular spatial 
location in the depletion region as a point of high, instead of low, dopant 
concentration. In addition, the calibration curve method does not include the effect 
of the gradient in the dopant profile. Therefore, when the measured dopant profile 
gradient is steep with respect to the dimension of the tip radius, the error in the 
estimated dopant profile will increase. As a result, this led Marchiando et al. to 
develop a regression procedure for determining the dopant profile in 
semiconductors [35].  Basically, the method is used to determine the dopant 
profile from SCM data, which are assumed to be proportional to dC/dV (the 
output differential capacitance signal). The procedure formulated in two 
dimensions as a regularized nonlinear least-squares optimization problem. For 
each iteration of the regression procedure, Poisson’s equation is numerically 
solved within the quasistatic approximation using either a coarse or a dense spatial 
mesh. The regression procedure ends when the spatial wavelength of the error or 
noise in the estimated dopant density profile is of the order of the coarse or dense 
mesh step size (depending on which mesh is used). Recently, Marchiando et al. 
has proposed some approximations in simplifying the calculations for the method 
[36]. 
 
On the other hand, Lee et al. have performed inverse modeling using the current-
voltage (I-V) characteristics in the subthreshold region [9]. Basically, their 
technique involves simulating the subthreshold I-V characteristics over a broad 
range of bias conditions as well as representing the 2-D dopant profile as a sum of 
the 2-D Gaussian function for the source/drain region and 1-D Gaussian function 
for the depth-wise dopant variation of the channel region. A 2-D device simulator 
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with an in-built optimizer was used to minimize the root mean square error 
between the simulated subthreshold I-V characteristics and the experimental data. 
The corresponding Gaussian function after the optimization procedure will 
represent the 2-D dopant profile from inverse modeling. The use of the I-V 
characteristics in the subthreshold region for inverse modeling has been able to 
produce extracted 2-D dopant profiles (including channel length) of deep 
submicron devices because of the robustness of I-V measurements to parasitic 
capacitance, noise and fringing electric field. Similarly, Djomehri and Antoniadis 
have also performed inverse modeling of sub-100 nm MOSFETs using combined 
C-V and I-V data by minimizing the error between simulated and measured 
electrical characteristics and by adjusting parameterized doping profiles in an 
optimization loop [37]. 
 
In the earlier methods used for dopant extraction [34], [36], the difference or 
differential capacitance (ΔC) or dC/dV at any point on the semiconductor surface 
is converted to dopant concentration at that point by using calibration curves 
derived from SCM measurement on known uniformly doped substrates. This 
approach suffers from the problem that in the presence of a lateral source of 
minority carriers, such as in the space charge region of a p-n junction, ΔC deviates 
significantly from the prediction of the calibration curves [38]-[39]. The electrical 
characteristics of the depletion region of a p-n junction and a uniformly doped 
bulk semiconductor are entirely different. For the depletion region of a p-n 
junction, there is a ready supply of minority carriers from the opposite bulk sides 
of the junction. As such, the measured capacitance at the depletion region can 
approach that of a low frequency C-V curve. On the other hand, for a uniformly 
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doped semiconductor, the C-V characteristics can be accurately described by the 
standard high frequency C-V theory. Therefore a better understanding of the 
carrier response to the SCM signal, especially in the space charge region, and 
more accurate approaches in dopant profile extraction by incorporating the effects 
of minority carrier response, are needed in order to fully develop the capabilities 
of the SCM. Consequently, in order to accurately simulate the SCM measurements 
numerically, it is necessary to also consider the minority carriers by solving the 
Poisson’s equation and the two-carrier continuity equations. Yeow et al. [40] have 
proposed and demonstrated an inverse modeling scheme by using a 2-D device 
simulator, MEDICI [41], for dopant extraction from C-V electrical measurements. 
The device simulation is able to take into account both the majority and minority 
carrier response to the SCM measurement in the presence of lateral electric fields 
due to a p-n junction. 
  
A more accurate ratio calibration method was previously proposed for SCM 
dopant extraction using inverse modeling [42]. This method involves combined 
inverse modeling and forward simulation which are based on the 2-D MEDICI 
device simulator. However, the success of this ratio calibration method is highly 
dependent on a priori estimates of the interface trap and oxide fixed charge 
densities in the inverse modeling. Such estimates are difficult to make accurately. 
 
2.3.2 Factors affecting the accuracy of SCM dopant profiling 
 
The success of the various inverse modeling techniques described above is 
complicated by the phenomenon of contrast reversal in SCM measurements  [18], 
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[43], [44]. Contrast reversal refers to a phenomenon whereby the SCM signal 
magnitude decreases (instead of increases) with decreasing dopant concentration 
after showing the correct trend for only a certain range of dopant concentration. 
This was first observed by Stephenson et al. [43] on a staircase-like doping 
structure (with different dopant concentration at each step) during SCM imaging 
where changes in the ac and dc biases will cause the turning point for contrast 
reversal to shift and occur at a different dopant concentration. Goghero et al. [45] 
have shown that the contrast reversal effect in SCM is related to the concentration 
of the surface states at the Si/SiO2 interface. On the other hand, it was found that 
the turning point of the peak dC/dV versus dopant concentration plot still exists 
for a sample in the absence of interface traps [46]. However, a larger range of 
monotonic response of peak dC/dV signal to dopant concentration can be obtained 
when the turning point shifts to a lower dopant concentration for a sample with 
better interfacial oxide quality [46]. In addition, a sample with a degraded mobility 
surface layer will significantly increase the sample overall series resistance and 
shift the turning point of the peak dC/dV signal to a higher dopant concentration 
[46]. In addition, Hong et al. [47] have also found that when the surface of the 
sample is biased in accumulation, the SCM ΔC signal is least affected by mobility 
degradation due to the high concentration of majority carriers and hence a lower 
substrate series resistance. 
 
Zavyalov et al. [48] have found that during SCM measurements, one of the main 
source of SCM noise is the surface noise which is the result of charging of oxide 
traps during the SCM imaging. An efficient way of reducing and eliminating this 
source of SCM noise is to subject the sample to heat treatment in hydrogen 
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ambient or under ultraviolet irradiation. On the other hand, spatial variations in the 
oxide thickness induce stationary surface noise which can be minimized by 
reducing the surface topographic roughness of the samples.  
 
Buh et al. [49] have also investigated the effects of the AFM laser on the SCM 
measurements. Results show that the excess generated carriers, due to the 
illumination of the laser, caused the appearance of low frequency C-V curve 
characteristics even if the measurements were performed at high frequencies [49]. 
Therefore, these measured C-V curves could lead to errors in the extracted dopant 
profile if the effect of the stray light illumination by the AFM laser on the sample 
is not taken into account. The sources of the stray light illumination were 
investigated by Buh and Kopanski [50] and were found to consist primarily of 
light from the AFM laser spilling over the cantilever edges (which generate excess 
carriers that diffuse to the probing area), AFM laser light that directly transmit 
through the cantilever and some other sources of stray light that reflect from the 
AFM laser detector and other surfaces. 
 
Recently, it has been shown that dopant profile extraction and reliable electrical 
characterization of sub-50 nm devices and ultrashallow implanted junctions can be 
achieved by using extremely sharp metallic probes with good wear properties [51]. 
The SCM spatial resolution can be improved by reducing the size of the probe tip 
as the lateral resolution is limited by the carrier depletion volume of the 
semiconductor. In this aspect, solid platinum probe tips with tip radius smaller 
than 10nm have been used for SCM imaging due to their robustness [51]. On the 
other hand, in order to achieve better endurance, longevity and stability 
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characteristics currently provided by the metallic probe tips, diamond-coated 
probe tips have been used for SCM measurements [52]. This is due to the 
robustness of the diamond-coated probe tip together with its superior endurance 
characteristics even after many repeated times of usage. Therefore diamond-
coated probe tips can potentially produce a detectable magnitude of the 
differential capacitance signal as well as reproducible measurements for SCM 
measurements on oxide samples.  
 
It was observed from finite-element simulation [49] for a 3-D probe tip-sample 
geometry that a deep-depletion-like broadening of the ΔC versus V curves occurs 
when compared to the ΔC curves from a 1-D simulation. Therefore the effect of 
the fringe fields from the finite-sized probe tip could lead to broadening of the 
experimental ΔC versus V curves. Conversely, S. Lanyi found that the stray field 
from the scanning probes introduces errors in the measured capacitance values, 
with larger errors from probe tips on unshielded conducting cantilevers. Thus, 
probe tip should be shielded as close to the tip apex as possible [53].  
 
The SCM lateral and depth resolution can be improved by using beveled samples 
where the resolution is improved by increasing the sample area [54]-[55]. 
However, the use of beveled surfaces in SCM imaging is complicated by the 
distortion due to carrier spilling effects [56]. Therefore studies have been made on 
understanding the spatial displacement between the metallurgical junction and the 
electrical junction location at which (dC/dV = 0) due to the redistribution of the 
mobile carriers when bias is applied [57]-[58]. 
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2.4 Dielectric Characterization using SCM 
 
Goghero et al. [45] have suggested using the hysteresis resulting from forward and 
reverse sweeps of the SCM differential capacitance (dC/dV) characteristics for 
characterizing oxide quality. This is because the hysteresis does not vary with time 
and is more reliable for dielectric characterization than using the dc bias 
corresponding to the peak of the ΔC versus V curve; the later tracks the flatband 
voltage shift and is less reliable since the flatband voltage shift changes with time. 
On the other hand, the C-V curve stretch-out due to interface traps is well known 
from MOS physics [59]. Bowallius and Anand [60] have used the SCM to 
evaluate and compare the quality of native, thermal and wet chemical oxides on 
silicon and have also proposed that the full-width at half-maximum (FWHM) of 
the dC/dV characteristics be used to monitor the oxide quality. However, there has 
been no detailed work that explicitly attempts to correlate the FWHM with 
interface trap densities. Therefore, in order to test the validity of the spread of the 
dC/dV characteristics as a monitor for oxide quality, as well as to correlate the 
spread and location of the dC/dV peak with the measured interface trap densities, 
Chim et al. have made a detailed study on samples with measured oxide thickness 
of 3.1 to 6.6 nm with different values of oxide fixed charge [19]. Results show that 
the FWHM of the dC/dV characteristic is a sensitive monitor of oxide quality (in 
terms of interface trap densities) as it is not complicated by localized oxide 
charging effects as in the case of the SCM probe tip voltage corresponding to 
maximum dC/dV which could be influenced by the oxide charging effect during 
the dC/dV sweep. Therefore the FWHM of the dC/dV characteristics can be used 
to qualitatively monitor the interface trap density of the overlying oxide in SCM 
 20
measurements. On the other hand, it was also found that the interface trap density 
does not affect greatly the magnitude of the dC/dV peak. This could be due to the 
fact that the interface traps are not able to respond to the high frequency of 915 
MHz of the SCM resonant detector circuit. As a result, the change in the 
capacitance is close to the slope of an ideal interface trap-free high-frequency C-V 
curve. In addition, the method has the potential to be extended to high quality, 
sub-2.0 nm-thick gate oxides provided tunneling current effects can be minimized.  
 
Recent 2-D numerical simulation studies by Yang et al. [61] on the effects of 
interface states in SCM measurements have shown that the C-V curves would be 
stretched out and shifted by the interface traps whereas the peak ΔC magnitude 
would remain almost unchanged. From SCM measurements, Yang and Kopanski 
[62] have also demonstrated that the horizontal shift of the flatband voltage 
increases with increasing interface state densities at the silicon/silicon dioxide 
(Si/SiO2) interface. On the other hand, Kopanski et al. [63] have shown that the 
peak position of the measured ΔC curve corresponding to different oxide samples 
can be used to evaluate the relative oxide fixed charges between the samples. In 
addition, little difference is observed in the C-V curves of MOS capacitors with 
deposited contacts as measured by the SCM probe tip and the inductance-
capacitance-resistance meter. This could be due to the averaging effect of the 
capacitance sensor’s high-frequency voltage and the different responses of the 
interface traps to the different measurement frequencies used [63]. However, if the 
SCM probe tip alone is used as the metallic contact to the dielectric layer on the 
semiconductor, due to the 3-D nature of the SCM probe tip, the edge fields near 
the sharp tip would modulate the size of the depletion region. This will contribute 
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a component to the ΔC signal where the C-V curve would appear to be stretched 
out along the voltage axis [63]. 
 
In order to utilize SCM as a tool for dielectric characterization, using the 
correlation between the FWHM of the dC/dV characteristics and the interface trap 
densities, a theoretical quantitative model used for the calculation of mid-gap 
interface trap densities directly from the SCM dC/dV characteristic has been 
developed by Wong and Chim [64]. However, the theoretical model (based on the 
fundamental capacitance-voltage equations for a MOS structure) can only be 
applied for low substrate dopant concentration (less than 317102 −cmx ) [64] and is 
generally not applicable for devices fabricated from 90 nm and below 
technologies where the substrate dopant concentration is in the mid or high 




This chapter has first summarized the evolution of SCM as a 2-D dopant profiling 
technique followed by reviewing previous works and techniques on SCM dopant 
profile extraction. It can be seen that there are a number of different factors which 
will influence the accuracy of SCM when used for dopant profiling. In addition, 
this chapter has also reviewed previous work performed on dielectric 










This chapter provides the underlying theory of the various measurement 
techniques used in this project. The first part of this chapter describes the working 
operation of the scanning capacitance microscope (SCM). An understanding of 
how the SCM works is important because it helps us to understand how to 
simulate the probe tip-sample interaction as well as how other parameters will 
affect the simulation. This is followed by a brief description of the theory of 
secondary ion mass spectroscopy (SIMS) measurements [65] as its measurements 
are compared with the extracted dopant concentrations from inverse modeling of 
the SCM measurements. On the other hand, capacitance-voltage (C-V) 
measurement is a widely used characterization technique for metal-oxide-
semiconductor (MOS) devices. One of its main applications is to extract the 
dielectric or oxide thickness of MOS devices and this requires the accurate 
determination of the device capacitance. In addition, C-V measurements are also 
used for measuring the metallurgical channel length in submicron lightly doped 
drain (LDD) MOSFET devices, the mobility of carriers in the MOSFET inversion 
layer and for the characterization and measurement of interface trap densities [66]. 
The energy distribution of interface traps for different oxide samples (both p and n 
type silicon) of varying oxide thickness fabricated under different processing 
conditions will be determined using conductance measurement. The measured 
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mid-gap interface trap density value from conductance measurements will be 
correlated with SCM measurements on similar samples and this will be described 
in the next chapter. Before describing the theory of conductance measurement, the 
physics of the MOS capacitor and its C-V characteristics will firstly be discussed 
as such background theory will be useful in understanding and interpreting 
conductance measurements. 
 
3.2 Operation Principle of the SCM 
 
During a scan with the SCM, both topographic and capacitance images are 
obtained simultaneously using the contact mode AFM technique. The contact 
mode AFM operates in the repulsive force region in which the sample-to-tip 
distance is less than 20 Å. It acquires images by scanning a probe tip which is 
attached to the end of a cantilever across the surface of the sample with a split 
photodiode detector monitoring the changes in the cantilever deflection. A 
constant deflection between the cantilever and the sample is maintained by the 
feedback control loop. The topographic image of the sample surface is formed by 
the distance that the scanner has to move vertically at each (x,y) data point in 
order to maintain a setpoint deflection. The image will consist of all the vertical 






3.2.1 Theory of Operation of the SCM 
 
The SCM, an extension of the scanning probe microscope, is capable of obtaining 
two-dimensional (2-D) carrier concentration profiles in semiconductor devices as 
well as the relationship of these profiles to the critical device structures, obtained 
from the AFM image acquired simultaneously during scanning. Therefore, the 
SCM is an invaluable tool throughout the development, manufacturing and testing 
of semiconductor devices due to its ability to image or measure carrier densities. 
The electrical characteristics of the MOS capacitor provide an understanding for 
the dopant profiling performed by the SCM. The MOS capacitor consists of a 
layer of silicon dioxide (SiO2) lying between a metal electrode and a 
semiconductor substrate. The capacitance of the device between the metal 
electrode and the semiconductor is voltage dependent and this voltage dependence 
provides the important information needed for dopant profiling. 
 
In the SCM, a conducting probe tip is brought to the surface of a semiconductor 
while the contact mode AFM is used to position and scan the probe tip over the 
surface of the sample. The capacitance between the tip and the sample is measured 
by a high sensitivity capacitance sensor connected to the probe tip. An ac signal 
applied to the probe tip causes the capacitance between the tip and sample to 
change. The change in capacitance is measured by the capacitance sensor and is 
detected by a lock-in-amplifier which will output a signal that is proportional to 










Figure 3.1 : Schematic layout of a SCM detection system [67] 
 
The SCM induces the desired capacitance variations in the sample near the probe 
tip by applying an electric field between the scanning contact AFM tip and the 
sample through a 90 kHz ac voltage applied to the semiconductor. The alternating 
electric field alternately attracts and repels free carriers in the semiconductor 
beneath the tip. The alternating depletion and accumulation of carriers under the 















Three factors will determine the depth of depletion and hence the equivalent 
capacitor plate movement. The first factor is the strength of the applied electric 
field. This is because the semiconductor beneath the oxide will be depleted to a 
greater depth with a stronger electric field. The second factor is the quality and 
thickness of the oxide between the conductive probe tip and the semiconductor. 
This is due to the fact that a thinner oxide will cause the electric field at the 
interface between the oxide and semiconductor to be stronger and thus deplete the 
semiconductor more. The third factor is the free carrier concentration in the 
semiconductor. A semiconductor substrate with a lower concentration of free 
carriers will have to expose more ionized impurities in order to balance the 
charges of opposite polarity on the probe tip. In order to expose more ionized 
impurities, the depletion width has to increase. If the semiconductor surface is free 
of oxide, the tip-sample contact can become a Schottky contact. In this case, the 
physics of the interaction is more complex and current flow is considered as 
affecting the measurement. 
 
The SCM will result in a stronger output signal for a low carrier concentration 
substrate and/or thin oxide. The signal for SCM may be thought of as ΔC/ΔV or 
dC/dV, with the change in capacitance ΔC (due to depletion) for a ΔV change in 
the applied voltage. As an ac voltage waveform is applied, ΔV may be considered 
as the peak variation of the ac voltage applied. ΔC may be considered as the 
change in capacitance from a total bias of (Vdc + ΔV) to (Vdc - ΔV), which results 
from a change in the depletion depth of the semiconductor under the probe, where 
Vdc is the dc bias on the probe tip. In order to maximize the sensitivity in SCM 
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measurements, the magnitude of the dc bias is typically adjusted close to the 
flatband voltage. 
 
3.2.2 The Working Principle of the SCM  
 
Capacitance-voltage methods have been used to measure important material 
characteristics in semiconductors. The typical high frequency capacitance-voltage 
(C-V) relationship for a high and a low doping concentration n-type 
semiconductor is shown in Figure 3.4. As the total voltage on the probe tip 
become positive, the electrons in the n-type semiconductor will be attracted to the 
surface and accumulate there. In accumulation, the accumulation capacitance is 
very large (because the accumulation layer is very thin) and the total capacitance 
of the system is approximately the capacitance of the oxide. As the voltage on the 
probe tip becomes negative, the electrons move away from the tip and deplete the 
semiconductor, beneath the probe tip, of carriers. This increases the spacing 
between the equivalent semiconductor capacitor plates (because of the increase in 
depletion layer width with increase in negative bias) and thus lowers the overall 
capacitance. As a result, there is a change in the capacitance due to the variation in 
the tip/sample interaction from the alternating ac electric field. It can be seen that 
the semiconductor with a lower doping concentration will have a lower free carrier 
concentration; therefore it will deplete faster and hence the capacitance decreases 
faster with a decrease in voltage. Therefore, the slope of the C-V curve (or dC/dV) 
is larger for a semiconductor with a lower doping concentration and the SCM can 
be used to detect this slope under small ac signal operation. Under large ac signal 
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operation, the SCM will be detecting the difference capacitance ΔC between 









Figure 3.4 : Change in capacitance vs applied ac voltage for a n-type substrate 
 
3.2.3 UHF Resonant Capacitance Sensor  
 
An ultra high frequency (UHF) resonant capacitance sensor is the basis of the 
SCM capacitance detection system. The resonator is connected to the 
cantilever/tip assembly via a transmission line. The capacitance sensor, the 
transmission line, probe tip and the carriers in the sample near the tip will all 
become part of the resonator when the electrically resonating probe tip is in 
contact with a semiconductor. The resonant frequency of the system will change 
because the tip-sample capacitance and variations in it will load the end of the 
transmission line. Therefore, small changes in the resonant frequency will shift the 
resonance curve and create changes in the amplitude of the resonant sensor output 
signal, measured in volts and shown as ΔV in Figure 3.5. The system is sensitive 






















Figure 3.5 : Capacitance sensor resonant tuning curves for two values of   
tip/sample capacitance value [67] 
 
3.2.4 Differentiation of Carrier Types by Lock-in Amplifier  
 
As shown in Figure 3.1, the capacitor sensor output is next fed into the 
capacitance measurement electronics, which comprises a lock-in amplifier. Figure 
3.6 shows the schematic of the lock-in amplifier which will demodulate the 
capacitance sensor output. It will output a signal which is proportional to the 
amplitude of the oscillation in the capacitance sensor output. This lock-in output is 
selected as the image data signal for the analog multiplexer in an open loop 






Figure 3.6 : Schematic of the SCM lock-in amplifier 
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The lock-in amplifier differentiates the type of carriers based on the difference in 
polarity of output signal for n and p-type semiconductors. In general, when the 
lock-in phase in the Nanoscope controller software is set to –90o, dark regions in 
the SCM image will correspond to p-type semiconductor regions while bright 
regions will correspond to n-type semiconductor regions. On the other hand, when 
the lock-in phase is set to +90o, dark regions will correspond to n-type 
semiconductor regions while bright regions will correspond to p-type 
semiconductor regions. Such a setting allows for easy correlation between the 
polarity of the slope of the C-V curves and the type (p-type or n-type) of materials. 
 
3.3 Description of Secondary Ion Mass Spectroscopy 
(SIMS) 
 
Secondary ion mass spectrometry (SIMS) has become a powerful technique for 
the analysis of impurities in solids [65]. The technique relies on the removal of 
material from a solid by sputtering and on the analysis of the sputtered ionized 
species. Most of the sputtered material consists of neutral atoms and cannot be 
analyzed. Only the ionized atoms can be analyzed by passing them through an 
energy filter and a mass spectrometer. SIMS has good detection sensitivity for 
many elements. It allows simultaneous detection of different elements and has a 
depth resolution of 50 to 100 Å and can give lateral surface characterization on a 
scale of several microns. It is a destructive method since the very act of removing 
material by sputtering leaves a crater in the sample. 
 
A SIMS depth profile is produced by sputtering the sample and monitoring the 
secondary ion signal of a given element as a function of sputtering time. Such an 
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ion signal versus sputtering time plot contains the necessary information for a 
dopant concentration profile. The time axis is converted to a depth axis by 
measuring the depth of the crater at the end of the measurement. This should be 
done for each sample since the sputter rate varies with spot focus and ion current. 
The secondary ion signal is converted to impurity concentration through standards 
of known dopant concentration. The proportionality between the ion signal and 
concentration is strictly true only if the matrix in which the impurity is contained 
is uniform. The ion yield of a given element is highly dependent on the matrix and 
the conversion of the secondary ion signal to an impurity concentration requires 
the use of a standard. For example, to determine an unknown boron profile in 
silicon, boron is implanted into silicon at a given energy and dose. The secondary 
ion signal is calibrated by assuming the total amount of boron in the sample to be 
equal to the implanted boron. Errors can be introduced if the impurity is implanted 
through an oxide layer since a fraction of the impurity remains in the oxide. SIMS 
determines the total impurity concentration and not the electrically active impurity 
concentration. For example, implanted and non-annealed samples give SIMS 
proflies very close to the predicted Gaussian distribution. Electrical measurements 
give very different results with the ions not yet electrically activated. 
 
The weakness of SIMS lies in the complexity of the equipment. It is most 
sensitive for boron in silicon; for all other impurities it has reduced sensitivity and 
is unlikely to yield a complete profile. It is useless for semiconductors with 
stoichiometric dopant species. Reference standards must be used for quantitative 
interpretation of the raw SIMS data and matrix effects can render measurement 
interpretation difficult. The strength of SIMS lies in its accepted use for dopant 
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profiling but this is essentially a one-dimensional dopant profile. SIMS measures 
the dopant profile, not the carrier profile, and can be used for implanted samples 
before any activation anneals. That is not possible with electrical methods. It has 
high spatial resolution and can be used for any semiconductor. 
 
3.4 Description of the C-V Characteristics of an Ideal 
Metal-Oxide-Semiconductor Capacitor 
 
The potential within the semiconductor is defined as )(xφ , where the variable x 
denotes the depth into the semiconductor as measured from the                      
oxide-semiconductor interface as shown in Figure 3.7. Following standard 
convention, the potential is chosen to be zero in the field free region of the 
substrate referred to as the semiconductor bulk. )(xφ  evaluated at the             
oxide-semiconductor interface where x = 0 is given the symbol sφ  and is known 




Figure 3.7 : Graphical definition of )(xφ  and sφ  
 
)(xφ  is related to band bending in the energy band diagram of Figure 3.8 and is 
defined in terms of the energy levels as 
 




−=φ             (3.1) 
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where q is the electron charge, fE  is the extrinsic Fermi energy level and )(xEi  
is the intrinsic Fermi energy level at different depth (x) into the semiconductor. 
 
The surface potential sφ  and the potential in the bulk of the semiconductor bφ  is 













−=φ             (3.3) 
 
The band bending )(xψ  at a position x is defined as  
 













The parameter bφ  is related to the semiconductor doping. A positive value of bφ  
indicates that the semiconductor is n-type whereas a negative value will indicate 
















Tk lφ             (3.5) 
where in  is the intrinsic carrier concentration, Bk  is the Boltzmann’s constant, T  
is the absolute temperature and subN  is the semiconductor substrate dopant 
concentration. 
 
The MOS capacitor is in equilibrium at all values of gate bias below the oxide 
breakdown field. Therefore the Fermi energy level in the silicon is always flat at 
all spatial locations to the Si-SiO2 interface. At low frequencies, the MOS 
capacitor is also in equilibrium under small-signal ac excitation, provided that 
minority carriers can respond to variations in the ac field to prevent energy loss. In 
the accumulation bias region, the dc state of the MOS capacitor is characterized by 
the pile-up of majority carriers at the oxide-semiconductor interface. For a p-type 
substrate MOS capacitor, as the gate bias is made positive, holes are repelled from 
the silicon surface, resulting in the formation of a depletion layer of ionized 
acceptors. Under depletion biasing, the dc state of a p-type MOS structure is 
characterized by a positive charge on the gate and a negative depletion layer 
charge in the semiconductor. The depletion layer charge is directly related to the 
withdrawal of majority carriers from an effective width dW  adjacent to the oxide-
semiconductor interface. As only majority carriers are involved in the operation of 
the device, the charge state inside the system can be changed very rapidly. When 
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the ac signal places an increased positive charge on the MOS capacitor gate, the 
depletion layer inside the semiconductor widens almost instantaneously. That is, 
the depletion width quasi-statically fluctuates about its dc value in response to the 
applied ac signal. On the other hand, under inversion bias, the charge associated 
with the minority carrier inversion layer resides in an extremely narrow portion of 
the semiconductor immediately adjacent to the oxide-semiconductor interface.  
 
In the standard depletion approximation, the actual depletion charge is 
approximated using a square shape distribution terminated abruptly a distance 
dWx =  into the semiconductor. To a good approximation in depletion, 0== np  







ψε2=             (3.6) 
where εs is the silicon dielectric constant, sψ  is the surface band bending and 
subN  is the substrate dopant concentration. 
 
In the depletion bias region, using the delta depletion approximation, the 
semiconductor surface charge sQ  consists of the space charge region bulk charge, 
dsubB WqNQ −= , and the inversion charge NQ  and is given by 
 
dsubNBNs WqNQQQQ −=+= )(                          (3.7) 
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The applied gate voltage gV  is related to the surface band bending sψ  by noting 
that gV  is dropped partly across the oxide and partly across the semiconductor. 
For an ideal p-type substrate MOS capacitor (ignoring oxide charges and 







V ψ+−=             (3.8) 
 
sQ  is negative in equation (3.8) because the charge on the metal gate is always 
equal but opposite to the charge in the silicon. In addition, sQ  may include both 
the depletion and inversion components and in general it is a function of sψ  as 











Figure 3.9 : Variation of total charge density in silicon as a function of surface 
band bending [68] 
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Substituting the expression for sQ  from Eq. (3.7) and the depletion layer width 











V ψψε +−= 2           (3.9) 
 
The depletion width existing at the depletion-inversion transition point is denoted 
by TW  and in the delta-depletion formulation, TW  is the maximum attainable 








φε4=              (3.10) 
 
The depletion layer width increases with applied bias until the silicon surface 
becomes strongly inverted. However, the depletion layer width then remains 
relatively constant with further increases in bias because the inversion layer 
shields the silicon from further penetration of the applied field. That is, nearly all 
the field lines now terminate on the surface inversion layer charges rather than on 
ionized impurities. This screening depends on the inversion layer carrier density 
which increases exponentially with surface band bending as shown in Figure 3.9, 
where a slight increase in the surface potential results in a large buildup of 
electron density at the surface which screens the silicon surface. Therefore charge 
neutrality is satisfied almost entirely by the increase in minority carrier density 
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whereas the ionized impurity charge hardly increases at all. As a result, the 
depletion layer width hardly changes in inversion. 
 
The small signal equivalent circuit of the MOS capacitor to describe how the 
capacitance of the device changes under the application of a small ac voltage 
superimposed on the dc gate bias is shown in Figure 3.10. The oxide capacitance 







ε=               (3.11) 
where oxt  is the oxide thickness and oxε  is the silicon dioxide (SiO2) dielectric 
constant. 
 






ψψ −=           (3.12) 











The total capacitance C per unit area of the MOS capacitor is equal to the series 
combination of the oxide capacitance oxC  and the silicon surface capacitance sC , 







ψ1111         (3.13) 
 
Under accumulation bias conditions, the charge state of the system can be changed 
very rapidly. For typical semiconductor doping concentration, the majority 
carriers which are the only carriers involved in the operation of the accumulated 
device, can equilibrate within a time constant on the order of 10-10 to 10-13 
seconds. Consequently, at the standard probing frequencies of 1 MHz or less in C-
V measurements, it is reasonable to assume that the device can follow the applied 
ac signal quasi-statically. Since the ac signal merely adds or subtracts a charge 
close to the edges of an insulator, the charge configuration inside the accumulated 
MOS capacitor is essentially that of an ordinary parallel plate capacitor. At very 
large negative gate bias, the hole density at the silicon surface will greatly exceed 
the hole density in the bulk. Therefore the large hole charge density at the silicon 
surface will contribute a large differential capacitance, in which sC  will be larger 
than oxC , so that oxCC ≈  from Eq. (3.13) for either low or high probing 
frequencies. As the gate bias is made more positive, the surface hole density will 
decrease and make sC  smaller. As a result, C becomes less than oxC . When the 
gate bias decreases to zero, it is at the flatband point on the ideal (zero work 
function difference, zero oxide fixed charges and zero interface trapped charges) 
C-V curve. 
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As the gate bias is made increasingly more positive for a p-type semiconductor, 
the depletion layer widens making sC  smaller. In this case, deps CC =  where depC  






ε=            (3.14) 
where sε  is the silicon dielectric constant. 
 
Therefore C becomes smaller from Eq. (3.13). In depletion bias, for all probing 















=           (3.15) 
where dW  is the depletion layer width. 
 
As the depletion width dW  increases with increased depletion biasing, the total 
capacitance of the MOS capacitor correspondingly decreases as the dc bias is 
changed from flat band to the onset of inversion. On the other hand, once 
inversion is achieved, an appreciable number of minority carriers pile up near the 
oxide-semiconductor interface in response to the applied bias where the width of 
the depletion layer tends to maximize at TW . The semiconductor charge 
fluctuation required to balance the changes in the gate charge actually depends on 
the frequency of the ac signal used in the capacitance measurement. 
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If the measurement frequency is very low (ω → 0), minority carriers can be 
generated or annihilated in response to the applied ac signal and the time varying 
ac state is essentially a succession of dc states. Just as in accumulation, charges are 
being added or subtracted close to the edges of a single-layer insulator. However, 
once the inversion layer forms, the inversion layer capacitance invC  will begin to 
increase as the inversion charge varies exponentially with respect to sψ  in strong 
inversion, as shown in Figure 3.9. Therefore in this case, depinv CC >> . Since the 
inversion layer electron density exceeds the bulk acceptor density, As Nn > , the 
differential capacitance of the inversion layer exceeds the oxide capacitance and C 
approaches oxC  asymptotically. 
 
On the other hand, if the frequency of the applied signal is higher than the 
reciprocal of the minority-carrier response time, the relatively sluggish generation-
recombination process will not be able to supply or eliminate minority carriers in 
response to the applied ac signal. The typical minority carrier response time is 
between 0.1 to 10s and therefore for frequencies higher than 100Hz, the inversion 
charge cannot respond to the applied ac signal. As a result, minority carriers 
contribute no capacitance and the number of minority carriers in the inversion 
layer therefore remains fixed at its dc value. However, charge neutrality must be 
satisfied for the ac gate voltage. As majority carriers can respond immediately to 
the ac voltage, ac charge neutrality will be satisfied by majority carrier flow in and 
out of the boundary between the depletion layer and the bulk silicon, that is, by an 
ac movement of the depletion layer edge. Therefore the depletion width simply 
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fluctuates about the TW  dc value. In this case, the depletion capacitance depC  is at 







ε== min,           (3.16) 
where TW  is given in Eq. (3.10). 
 
Similar to depletion biasing, this situation is equivalent to two parallel-plate 
capacitors in series and the high frequency capacitance approaches a constant 













== min          (3.17) 
 
Therefore, the measured high frequency capacitance in inversion is constant and is 
almost independent of gate bias. Also, this capacitance is the lowest of the entire 
C-V curve because the depletion layer width is at its maximum value. Finally, if 
the measurement frequency is such that a portion of the inversion layer charge can 
be created or annihilated in response to the ac signal, an inversion capacitance 
intermediate between the high and low frequency limits will be observed.  
 
Usually the C-V curves are traced by applying a slowly varying ramp voltage (i.e., 
the dc gate bias) to the gate with a small ac signal superimposed on it. However if 
the ramp rate is fast and the ramping time is shorter than the minority carrier 
response time, then the inversion layer does not have sufficient time to form and 
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the MOS capacitor will be biased into deep depletion. As a result, the MOS 
capacitance will even decrease further below minC  given in Eq. (3.17) as the 
depletion width exceeds the maximum value given by Eq. (3.10). However deep 
depletion is not a steady state condition and if the MOS capacitor is held under 
such bias condition, the thermally generated minority charge will build up in the 
inversion layer until an equilibrium state is reestablished. Therefore the 
capacitance of the MOS capacitor will gradually increase towards minC  and the 
time that it takes the capacitor to recover from deep depletion and return to 
equilibrium is known as the retention time. Figure 3.11 shows the low frequency, 










Figure 3.11 : C-V characteristics for different conditions : (a) low frequency, (b) 
high frequency and (c) deep depletion [68]. 
 
3.5 Effects of Metal-Semiconductor Work Function 
Difference and Oxide Fixed Charges 
 
The electron energies at the Fermi level in the metal and in the semiconductor of a 
MOS structure will in general be different [69]. Such an energy difference is 
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usually expressed as a difference in the work functions. The work function is the 
energy required to remove an electron from the Fermi level in a given material to 
the vacuum level. When the metal of a MOS structure is in contact with the 
semiconductor through an external wire, electrons will flow from the metal to the 
semiconductor or vice versa until a potential is built up between the metal and the 
semiconductor, which will counterbalance the difference in work functions 
between the two. When equilibrium is reached, the Fermi level in the metal is 
lined up with the Fermi level in the semiconductor. Therefore, there will be an 
electrostatic built-in potential between the materials. When the materials are 
brought together in a vacuum until they are a distance of tox apart, an insulator of 
thickness tox is inserted into the empty space between the two components. The 
presence of the insulator lowers the effective surface barriers or band offsets in the 
metal, Φ’M = ΦM - χi and in the semiconductor, χ’ = χ - χi as shown in Figure 3.12. 







Figure 3.12 : Potential band diagram of a metal-oxide-semiconductor system 
 
The metal-semiconductor work function difference, ΦMS, is shown in Figure 3.12. 
The figure shows a MOS potential band diagram with no oxide charges under 






VG = VFB, is applied such that the bands in the semiconductor and in the oxide are 
flat. When there is no oxide or interface charges, VFB = ΦMS. In Figure 3.12, ΦM 
and Φ’M are defined as the metal work function and effective metal work function 
respectively. On the other hand, ΦS is the semiconductor work function, bφ  is 
defined in Eq. (3.5) and χ and χ’ are the electron affinity and effective electron 
affinity respectively of the semiconductor. From Figure 3.12, the following 
equation can be derived:  
 
 SMMS Φ−Φ=Φ  
])([ '' ∞→−+−Φ= xFCM EEχ  
         ( ) ( ) ∞→−−−−−Φ= xFCiiM EEχχχ  
         ( ) ∞→−−−Φ= xFCM EEχ         (3.18) 
where Φ’M, χ’ and q
EE FC −  are constants for a given gate material, 














∞→−−−Φ= χφ         (3.19) 
 
Therefore MSφ  depends not only on the semiconductor and the gate material but 
also (through EF) on the substrate doping type and concentration. As described 
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earlier, there is a one-to-one correspondence between the degree of band banding 
sψ  and the observed capacitance. Consequently, regardless of the reference point 
along the ideal device C-V characteristics, an added MSφ  volts must be applied to 
the gate of the device with work function difference to achieve the same degree of 
band bending, and hence to observe the same capacitance. Therefore, the entire C-
V characteristics will be shifted by MSφ  volts along the voltage axis relative to the 
C-V characteristics of the ideal device. 
 
Oxide fixed charge are charges that are due primarily to structural defects in the 
oxide layer less than 25 Å from the Si-SiO2 interface. The density of this charge, 
whose origin is related to the oxidation process, depends on the oxidation ambient 
and temperature as well as on the cooling conditions and the silicon surface 
orientation [70]. The charge state of oxide fixed charges is independent of the gate 
bias as these charges are not in electrical contact with the underlying silicon. Since 
the oxide fixed charge density (i.e., NF in units of cm
-2) cannot be determined 
unambiguously in the presence of moderate densities of interface trapped charge, 
it is only measured after a low temperature (typically 450oC) forming gas anneal 
which minimizes the interface trapped charge. It has been found that NF depends 
on the final oxidation temperature and the higher the oxidation temperature, the 
lower is the value of NF. However, if it is not permissible to oxidize at high 
temperatures, annealing the oxidized wafer in an inert atmosphere (nitrogen or 
argon ambient) after oxidation, apparently reduces the excess reaction components 
which will lower the value of NF [70]. 
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The oxide fixed charge is located very near (within 2 nm) the Si-SiO2 interface 
and can be considered to be almost at the interface. The effect on flatband voltage 
is greatest when the oxide charge is located at the oxide-semiconductor interface 
because under such a situation, all of the oxide charge is imaged in the 
semiconductor. When the oxide charge is located at the gate-oxide interface, all of 
the oxide charge is imaged in the gate and has no effect on the flatband voltage. 
The presence of the oxide fixed charge is another additive component to the 







V −=            (3.20) 
where oxC  is the oxide capacitance per unit area and FF qNQ = . 
 
Including the effects of the metal-semiconductor work function differences msφ , 








V −= φ           (3.21) 
 
The voltage shift in the C-V characteristics can be measured at any capacitance. 
However, it is frequently measured at the flatband capacitance, CFB, and is 
designated as the flatband voltage VFB. The value of VFB for an ideal (i.e., zero 
work function difference, zero oxide fixed charge and zero interface trap charge) 
C-V curve is zero. Figure 3.13 shows an ideal C-V curve that has been shifted by 
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work function difference and oxide fixed charges. The expression for CFB, at 


























Figure 3.13 : Ideal C-V curve shifted by work function difference and oxide fixed 
charge 
 
3.6 Effects of Interface Trapped Charges 
 
Interface trapped charges are either positive or negative charges and result from 
structural defects, oxidation-induced defects, metal impurities or other defects 
caused by radiation or similar bond breaking processes such as by hot carriers. 
The interface trapped charges are located at the Si-SiO2 interface. Unlike the 
fixed, mobile or oxide trapped charges, interface trapped charge can be charged or 
discharged depending on the surface potential. Most of the interface trapped 
VFB = φMS –
(CFB) 
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charges can be neutralized by low temperature (about 450oC) annealing in forming 
gas. 
 
Interface trapped charges can change their charge state depending on whether they 
are filled or empty [71]. Electron acceptor interface traps are negative when filled 
and neutral when empty, whereas electron donor interface traps are neutral when 
filled and positive when empty. Interface trap levels below the Fermi energy level 
are typically filled while those above it are typically empty. Both types of 
interface traps exist at the Si-SiO2 interface, with the acceptor interface traps 
occupying the upper half of the bandgap while the donor interface traps occupy 
the lower half of the bandgap. However, the density of the acceptor interface traps 
may not necessarily be the same as the donor interface traps despite that each type 
occupies one half of the bandgap. As the interface trap occupancy varies with gate 
bias, stretch-out of the C-V curves occurs. This could be explained by comparing 
the change in band bending of two MOS capacitors, one without and one with 
interface traps. Both MOS capacitors are allowed to reach equilibrium after a 
change in the gate charge. When the gate charge is changed by an amount δQg for 
the MOS capacitor without interface traps, overall charge neutrality requires the 
change in the gate charge to be balanced by a change in the silicon surface charge 
δQS. That is, δQg + δQS = 0. Therefore, band bending changes at the silicon 
surface has to occur to bring about this balance.  
 
On the other hand, in the MOS capacitor with interface traps, a change in the 
interface trapped charge density δQit also occurs with any change in band bending. 
Therefore, charge balance requires that δQg + δQit + δQS = 0. As the MOS 
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capacitor with interface traps includes the additional change in interface charge 
density δQit, therefore the required change in δQS is less for the same δQg, if δQS 
and δQit have the same sign. Thus, the change in band bending is generally 
smaller in the MOS capacitor with interface traps than in the one without.  
 
Consequently, to drive the MOS capacitor from accumulation to inversion 
requires a larger range of the gate charge variation for the device with interface 
traps than for that without interface traps. As the gate charge and the gate bias are 
related by δQg = CδVg, a larger swing (δVg) of gate bias will also be required. 
Therefore, interface traps will cause a stretch-out of the high frequency C-V curve 
along the gate bias axis as shown in Figure 3.14. The ideal C-V curve in Figure 
3.14 is calculated for the same substrate doping density and oxide thickness for a 
similar device without interface traps. The figure also shows that the stretch-out 
does not produce a parallel shift of the C-V curve, unlike the effects of the oxide 







Figure 3.14 : Stretch-out of the C-V curve due to interface trapped charges 
 





Stretched out by interface 
trapped charges 
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  ( ) ( ) ( )sssitsgox QQVC ψψψ −−=−           (3.23) 
where oxC  is the oxide capacitance per unit area, Vg is the gate bias, sψ  is the 
band bending, Qit is the interface trap charge per unit area and sQ  is the silicon 
surface charge per unit area. 
 
From equation (3.23) and taking a slow and infinitesimal change in the gate bias,  
dVg, and band bending, sdψ , gives 
 
( ) ( ) ( )sssitsgox dQdQddVC ψψψ −−=−       















⎡ −−=  
( ) ( )[ ] ssssitoxgox dCCCdVC ψψψ ++=        (3.24) 












ψψ −=  are the interface trap 
capacitance per unit area and silicon surface capacitance per unit area, 
respectively. 
 
Equation (3.24) shows that the stretch-out of the C-V curve in the presence of 
( )sitC ψ  leads to a smaller band bending sdψ  compared to the case where ( )sitC ψ  
is zero for a given gate bias variation dVg. For interface trap level densities that do 
not vary rapidly over a few kT/q, 
 
( ) ( )sitsit qDC φψ ≈           (3.25) 
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where sbs ψφφ +=  and Dit( sφ ) is the total density of the interface trap levels at an 
energy position sφ  in the bandgap from the intrinsic level at the silicon surface. 
 
3.7 Two-Frequency Corrected Technique on C-V 
Curves 
 
In order to achieve density, speed and power improvements, CMOS technology 
has followed the path of device scaling according to Moore’s Law for the past 
twenty years. This downward scaling of the MOSFET devices has been driven by 
the use of ion implantation, which allows the formation of very shallow source 
and drain regions as well as the ability to form a sharply profiled, low 
concentration of dopant atoms for optimum channel profile design. In addition, 
device scaling was also propelled by the rapid advancement in lithographic 
techniques for delineating fine lines of 1μm width and below. However, the 
downscaling of MOSFET devices has led to undesirable short channel effects and 
in order to keep them under control, it is necessary to decrease the gate oxide 
thickness to below 2nm.  
 
When the gate oxide dielectric thickness in MOS devices is very thin, the 
electrons from the inverted silicon surface can directly tunnel through the 
forbidden energy gap of the SiO2 layer. The increase of this direct tunneling 
current leakage for decreasing gate oxide thickness can cause large errors in 
conventional C-V measurements. This will make it increasing difficult to obtain 
an accurate oxide thickness value from C-V measurements using equation (3.11) 
when the device is biased into accumulation. In order to overcome the direct 
tunneling current problem, it is necessary to measure the capacitance at a very 
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high frequency and then finding an equivalent circuit model that is sufficiently 
accurate for reliable gate oxide thickness extraction. At very high frequencies, the 
impedance of the capacitor decreases and the current in the equivalent circuit is 
predominantly capacitive. However, at the same time the series resistance of the 
device also increases and becomes significant. In the C-V measurements, the 
simultaneous presence of both the series and shunt parasitic resistances must be 
taken into account. 
 
Lonnum et al. [72] pioneered a dual frequency modified C-V technique where the 
true capacitance can be determined from measurements made at two different 
frequencies. This work led Kevin and Hu [73] to propose a method to obtain 
corrected C-V measurements from a MOS capacitor with thin gate oxide and large 
tunneling current from two conventional LCR measurements performed at two 
different frequencies. Figure 3.15 shows the small signal equivalent circuit model 
of the MOS capacitor with a leaky gate dielectric oxide where the capacitor C 
represents the actual frequency independent device capacitance, Rs represents the 
total series resistance of the substrate and the gate while the resistor Rp in parallel 
with the capacitor represents the effective device resistance due to the direct 





Figure 3.15 : Small signal equivalent circuit model of the MOS capacitor 
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Due to the direct tunneling current, the magnitude of the gate oxide resistance is 
comparable to the magnitude of the series resistance and therefore both the series 
and parallel resistances have to be included into the small-signal equivalent circuit 
for very thin gate oxides. When the gate dielectric oxide thickness is thicker than 
3nm, the parallel resistor Rp can be omitted from the circuit model as the direct 
tunneling current is small and the device is dominated by the series resistor Rs. 
Consequently, the shunt resistance can be neglected as shown in Figure 3.16 and 
the device capacitance can be determined from a single measurement using the 
series circuit model as shown in Figure 3.16. On the other hand, for MOS 
capacitors with very thin oxides and large leakage current, the C-V measurements 
are usually performed using an equivalent parallel circuit model shown in Figure 










Figure 3.17 : Parallel circuit model for MOS capacitor 
 
Figure 3.18 shows the measured capacitance of a MOS capacitor (of p-type silicon 
substrate doping) with a gate oxide thickness of 3.1nm (grown by rapid thermal 
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oxidation at 900oC to 1000oC) using the parallel circuit model. From the figure, it 
is seen that the measured capacitance at accumulation is dependent on frequency. 
However, using the small-signal equivalent circuit (which takes into account of 
the series resistance and direct tunneling current) shown in Figure 3.15, an 
equation can be derived for the corrected capacitance where the frequency 









Figure 3.18 : High frequency C-V measurements of the MOS capacitor 
 












−+=          (3.26) 
 
and the impedance of the parallel circuit model (commonly used in C-V 
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 At f = 100 kHz
 At f = 200 kHz





D ω= is the dissipation, 
'R and 'C are the measured values at a 
particular frequency. 
 
Equating the imaginary parts of the measured impedance of the parallel circuit 
(representing the MOS capacitor with very thin oxide) in Eq. (3.27) with the 










p +=+ ωω          (3.28) 
 
By measuring the capacitance and dissipation at two frequencies, substituting the 
measured values for each frequency into Eq. (3.28), subtracting the resulting 
equations and finally solving for C yields 
   




















+−+=         (3.29) 
where '1C and 
'
1D  refer to the measured capacitance and dissipation values at 




2D  refer to the measured capacitance and dissipation 
values at frequency 2f . 
 
Similarly, by equating the real parts of the impedance in Eqs. (3.26) and (3.27) 
yields the equations for the parasitic series resistance, Rs and shunt resistance Rp. 
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DR ωω +−+=         (3.31) 
 
Figure 3.19 shows two corrected C-V curves, obtained from the raw measured 
data (for the p-type sample in Figure 3.18) at 100kHz and 200kHz and at 100kHz 
and 1MHz using Eq. (3.29). From the figure, it is seen that after correcting the 
measured C-V raw data, the corrected device capacitance C from Eq. (3.29) is 
frequency independent (i.e., independent of the two chosen frequencies). 
Therefore this technique of using high frequency C-V measurements performed at 
two different frequencies is suitable for obtaining accurate C-V characteristics of a 
































 At f = 100 kHz and 200 kHz
 At f = 100 kHz and 1 MHz
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3.8 Terman’s Method 
 
Terman’s method is a technique used for extracting interface trap density by 
considering the stretch-out of a measured high frequency C-V curve as compared 
to a calculated high-frequency C-V curve without interface states [59]. When the 
gate is biased at an ac voltage with a high enough frequency, the interface traps do 
not respond and follow the ac gate voltage. Consequently, they do not contribute 
to the measured capacitance of the high frequency C-V curve. However, the 
interface traps will follow the very slow changes in gate bias and the interface 
states will have enough time to be filled or emptied as the MOS capacitor is swept 
from accumulation to inversion. The additional charge from the interface traps 
will require a larger change in the gate charge to maintain overall charge 
neutrality. As the gate bias is related to the amount of gate charge, therefore a 
larger gate bias is required and the high frequency C-V curve will be stretched out 
along the gate bias axis as compared to an ideal C-V curve without interface traps.  
 
Figure 3.20 shows a measured two-frequency corrected C-V curve obtained using 
Eq. (3.29) with an ideal (calculated) high frequency C-V curve with Dit= 0. The 
ideal C-V curve is adjusted such that its capacitance value at accumulation and 
inversion is similar to the measured two-frequency corrected C-V curve. This is 
achieved by varying the oxide thickness and doping concentration for the 
calculated ideal C-V curve. At high frequencies and at any band bending sψ , the 
capacitance is identical for the ideal C-V curve (without interface traps) and the 
measured C-V curve (with a certain interface trap density) because the interface 
traps do not respond to the small-signal ac component of the gate voltage. In 
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addition, this condition is valid for any level of the interface trap density in the 
measured C-V curve, provided that the silicon surface capacitance sC  is similar in 
both the ideal and measured C-V curve. The value of sC  is dependent on the band 
bending. At the same band bending, the value of sC  for the ideal and the 
measured C-V curve will be similar and the difference in gate voltages is due to 








Figure 3.20 : Comparison between a measured two-frequency corrected C-V curve 
with an ideal high frequency C-V curve 
 
Figure 3.21 shows that at any capacitance, both the gate voltage (Vg) for the 
measured and ideal C-V curve can be determined. From the calculated ideal C-V 
curve, the band bending sψ  can be found using Eq. (3.8). By sampling Figure 
3.21 for different values of the capacitance and determining its corresponding 
value of Vg(measured), Vg(ideal) and sψ (from the ideal C-V curve), a plot of ΔVg (i.e., 
Vg(measured)- Vg(ideal)) vs sψ  can be constructed for the MOS capacitor with interface 
traps as shown in Figure 3.22. This plot contains all the information on interface 


















Figure 3.21 : Comparison of a measured high frequency C-V curve with stretch- 







Figure 3.22 : A graph of ΔVg vs sψ  for extraction of interface traps 
 
From Figure 3.21, the difference in gate voltages, )()( idealgmeasuredgg VVV −=Δ , at a 
particular value of capacitance is first obtained. From Eq. (3.24), since the value 
of Cs( sψ ) and oxC  are identical for both the measured and ideal C-V curve, 








Δ=           (3.32) 
 






















Δ−=          (3.33) 
 
Eq. (3.33) is used to calculate the interface trap level density at various sφ  in the 
energy gap from the valence band to the conduction band. 
  
3.9 Conductance Method  
 
The conductance method [74] extracts interface trap level density from the real 
component of the admittance and it is the most accurate and sensitive of the small- 
signal steady state methods [75]. When the capacitor is biased in depletion, the 
interface trap occupancy changes by capture and emission of majority carriers 
(holes in p-type semiconductor and electrons in n-type semiconductor) and the 
process is very sensitive to band bending and interface trap parameters. On the 
other hand, minority carrier capture is not so important because the minority 
carrier density is very low in depletion. Moreover, the minority carrier emission is 
negligible because the small-signal measurement disturbs equilibrium only 
slightly and therefore the emission rate is comparable to the negligible capture 
rate. Therefore the conductance method is simplest in depletion because the 
minority carrier effects are not important. Within about 3kT/q on either side of 
midgap, the capture and emission of mobile carriers through the interface traps 
influence the measured admittance.  
 
Interface traps are defects located at the Si-SiO2 interface with energy levels 
within the silicon bandgap and therefore they can exchange charge with silicon. 
 62
These defects interact with the silicon conduction band by capturing or emitting 
electrons and also with the valence band by capturing or emitting holes. The 
capture or emission of holes and electrons occurs when interface traps change 
occupancy; the change in occupancy of the interface traps results from changes in 
the gate bias. In the conductance method, small variations of the gate voltage will 
cause the interface trap levels to be detected through the energy loss resulting 
from changes in their occupancy. This is done by applying a small ac voltage to 
the gate of an MOS capacitor which will alternately move the band edges towards 
or away from the Fermi level. It will also change the occupancy of the interface 
trap levels in a small energy interval of a few kT/q wide centered about the Fermi 
level. The capture and emission of carriers by the interface traps causes an energy 
loss which is observed over a range of frequencies except at the very lowest (to 
which interface traps immediately respond) and at the very highest (to which no 
interface trap response occurs).  
 
The above mentioned energy loss can be explained by considering an n-type 
silicon over the two half cycles of the applied ac gate voltage where the loss is 
from the average energy of the statistical ensemble of electrons. In the positive 
half cycle of the applied ac gate voltage, the average energy of the electrons at the 
silicon surface increases when the silicon conduction band moves toward the 
Fermi level at the silicon surface. The energy loss occurs when the electrons at a 
higher average energy in the silicon are captured by the empty interface trap levels 
below the Fermi level which are at a lower average energy. At frequencies where 
an energy loss is observed, the interface traps do not respond immediately but lag 
behind the ac gate voltage. On the negative half of the ac cycle, the silicon 
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conduction band moves away from the Fermi level at the silicon surface. The loss 
in energy occurs when the electrons in the filled interface trap levels (now at a 
higher average energy than electrons in the silicon since the Fermi level has 
moved down) are emitted by interface traps into the silicon. As a result, there will 
be an energy loss on both halves of the applied ac cycle that must be supplied by 
the signal source and this energy loss is measured as an equivalent parallel 
conductance Gp. The energy loss at any given frequency of the ac gate voltage is 
dependent on the interface trap level density near the Fermi level at the silicon 
surface as well as the capture probability of the interface traps, which is a measure 
of the speed of their response. Therefore the interface trap level density within the 
silicon bandgap can be determined from the loss measured at all frequencies and 
biases in the experiment. Interface trap charges follow the Shockley-Read-Hall 
(SHR) model [76-77] and they are characterized electrically by their level density 
and their capture probabilities for both electrons and holes as functions of the 
silicon bandgap energy.  
 
Using the small-signal equivalent circuit model of the MOS capacitor, Nicollian 
and Goetzberger [78] showed that interface trap density Dit can be found by using 
a Gaussian approximation of the broadening effect of the small-signal 
conductance peaks in the MOS capacitors.  However the method proposed by 
Nicollian and Goetzberger has limited accuracy and requires two measured 
conductance curves. Subsequently, Brews [74] suggested a better approach which 
only requires one curve of Gp/ω vs f where Gp is the equivalent parallel 
conductance, ω = 2πf is the frequency in radians/sec and f is the frequency in Hz. 
The Gp/ω curve for a fixed gate bias is obtained by varying the input frequency 
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over a wide range from about 10Hz to 10MHz. In addition, the interface trap 
density can be found without knowledge of the doping profile in the sample. 
 
The 〈Gp〉/ω vs f curve used in the conductance method for extracting interface trap 
density is first obtained by considering the admittance across the terminals of the 
small-signal equivalent circuit of the MOS capacitor shown in Figure 3.23. The 
symbol 〈 〉 is used to denote the average of the conductance over the band bending 
variation of the interface traps. Similarly, 〈Yit〉 is the interface trap admittance 
after averaging over the band bending variations of the interface traps and Cs(vs) is 
the capacitance per unit area corresponding to the band bending for the average 
interface charge density. The admittance of the MOS capacitor is Gm + jωCm 
where Gm is the measured equivalent parallel conductance and Cm is the measured 
capacitance. By subtracting the susceptance of the oxide capacitance (i.e., jωCox) 
from the admittance of the MOS capacitor given above and then taking the real 













ω         (3.34) 




Figure 3.23 : Equivalent circuit of the MOS capacitor for the average interface 
trap admittance [79] 
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Equation (3.34) is usually used as it is a function of both gate bias and frequency 
which will give a more detailed account of interfacial properties. However, this is 
at the cost of increasing the amount and complexity of data acquisition and 
analysis. An alternative expression to Eq. (3.34), dervied by Nicollian and Brews 
[79], using the Gaussian approximation to the broadening of the conductance peak 
is given as 
 












l   (3.35) 





ψν = ), 
〈νs〉 is the mean value of the normalized band bending, σs is the interfacial 
broadening parameter and A is the device area.  
 









ντ exp1   for holes      (3.37) 
where cn and cp are the electron and hole capture probabilities respectively. 
 
Figure 3.24 shows the 〈Gp〉/ω curve at a particular voltage bias and some arbitrary 
fraction fw of the maximum value of (〈Gp〉/ω)max is chosen which is denoted as 
fw(〈Gp〉/ω)max. This value is read from the curve as shown in Figure 3.24. A 
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parameter which can be used to estimate the width of the 〈Gp〉/ω curve, which is 









where ξ+ and ξ- are related to the two frequencies, f+ and f-, whose corresponding 







Figure 3.24 : A calculated 〈Gp〉/ω vs f curve [79] 
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Rearranging some of the terms in Eq. (3.35) gives 
   

















l    (3.39) 
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In Eq. (3.39), the ratio on the right hand side of the equation is independent of Dit 







ωξ  gives the peak of 
the 〈Gp〉/ω curve. Differentiating Eq. (3.39) yields 
 

























l     (3.40) 
 
Solving Eq. (3.40) numerically gives ξp (corresponding to the peak of the 〈Gp〉/ω 
curve) as a function of σs as shown in Figure 3.25. Evaluating Eq. (3.39) at ξ = ξp 










, which is denoted as fD. fD is a function 











Figure 3.26 : Plot of fD as a function of σs [79] 
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Using Eq. (3.34), the 〈Gp〉/ω vs f curve can be experimentally determined as 
shown in Figure 3.27 and from a chosen fraction fw of the width of the curve, the 












= ω           (3.41) 
 
can be determined. Substituting this value into Eq. (3.39), the value of ξ+ and ξ- 
can be found as a function of σs by numerically solving the equation as shown 
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nl  as a function of σs for various choices of the 
fractional value for the width fw [79] 
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The interface trap density Dit is usually obtained from the conductance method by 
first experimentally determining the 〈Gp〉/ω vs f curve from Eq. (3.34) at a fixed dc 









f from the 

















nl  and the chosen value 
of fw, the corresponding value of σs can be determined from Figure 3.27 
corresponding to the chosen fraction of the width, fw. Subsequently using Figure 
3.26, the corresponding value of fD can be determined. The interface trap density 










= ω           (3.43) 
where A is the device area of the capacitor. 
 
A family of 〈Gp〉/ω curves can be constructed by changing the applied gate bias 
(by varying the input frequency from 10Hz to 10MHz for each magnitude of the 
applied gate bias) and from these families of curves, a plot of the interface trap 
density against the surface band bending sψ  (corresponding to the applied gate 
bias) for several energy positions in the bandgap can be obtained for each sample. 
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In a MOS capacitor, the measurement of the equivalent parallel conductance can 
be helpful in detecting the three important sources of small-signal energy loss 
which are the changes in interface trap level occupancy, the changes in the 
occupancy of bulk trap levels and the series resistance. An additional energy loss 
is the current leakage through the oxide or along its surface; however, this leakage 
can be eliminated in a well controlled experiment. Series resistance can be present 
in the contact made by the probe to the gate, the back contact to the silicon, a dirt 
film or particulate matter between the back contact and the probe station wafer 
chuck, the resistance of the quasi-neutral bulk silicon between the back contact to 
the silicon and the depletion layer edge at the silicon surface underneath the gate, 
and an extremely nonuniform doping distribution in the silicon underneath the 
gate. Due to the extreme variations in the doping profile, highly resistive regions 
will occur where the majority carrier density is very low as a result of a built-in 
potential. However, this effect is not important for the usually small impurity 
redistribution that occurs during thermal oxidation. 
 
The above-mentioned five sources which cause series resistance to be present can 
cause a serious error in the extraction of the interface trap density from admittance 
measurements. In addition, series resistance also can limit the sensitivity of the 
small-signal steady-state methods. In order to minimize the series resistance so as 
to avoid the extraction error and the sensitivity limitation, several precautions can 
be taken such as cleaning the connections and the probe tip in the probe station, 
making measurements at low frequencies so that the effect of series resistance is 
negligible, or measuring the series resistance and then applying a correction to the 
measured admittance to account for its effect before the desired information is 
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extracted. In addition, it also is possible to make bulk series resistance negligible 
by using a thin epitaxial layer of low resistivity grown on a degenerate (highly 
doped) substrate. However, it may not always be possible or desirable to use such 
a special substrate. Moreover, the epitaxial layer can lead to series resistance 
caused by a nonuniform doping profile where this series resistance is difficult to 
estimate. Consequently, due to these undesirable effects, it is not possible to make 
series resistance negligible in every case. Therefore, the most general approach is 
to measure the series resistance and then apply a correction to the measured 
admittance to negate it [79]. 
 
The greatest effect on the measured admittance occurs in strong accumulation and 
to account for the effect of the series resistance, a series resistor is added to the 
small-signal equivalent circuit in Figure 3.23 that is used to obtain the 〈Gp〉/ω vs f 
conductance curve. Figure 3.28 shows the equivalent circuit of the MOS capacitor 
biased in strong accumulation with an added series resistance Rs which affects 
both the measured capacitance and equivalent parallel conductance. For this bias, 
the accumulation layer capacitance CA is in parallel with 〈Yit〉. Since the 
capacitance CA is large, therefore CA >> 〈Yit〉 and 〈Yit〉 will be shunted. In addition, 
CA is also much larger than Cox and consequently, Figure 3.28 can be simplified to 













Figure 3.29 : Simplified circuit used to extract the value of Cox and Rs from the 
measured admittance in accumulation [79] 
 
The admittance Yma across the terminals A-A in Figure 3.29 in strong 
accumulation is given as 
 
  mamama CjGY ω+=          (3.44) 
where Gma and Cma are the equivalent parallel conductance and the capacitance 
measured across the terminals A-A in strong accumulation respectively.  
 







R ω+=           (3.45) 
 
From the equivalent circuit in Figure 3.29, Cma is derived as 
 




C ω+=          (3.46) 
 


















CC ω            (3.47) 
 
From the series resistance given in Eq. (3.45), the corrected capacitance Cc and 

























+=           (3.49) 
where ( ) smmm RCGGa 222 ω+−= and Gm and Cm are the equivalent parallel 
conductance and the capacitance measured across the terminals of the MOS 
capacitor respectively. 
 
Substituting the corrected capacitance Cc and corrected equivalent parallel 
conductance Gc into Eq. (3.34) (i.e., in place of Cm and Gm respectively) gives the 
magnitude of 〈Gp〉/ω as a function of frequency after accounting for series 
resistance, as follows 
    










ω           (3.50) 





3.10 Summary  
 
In this chapter, the theory of operation of the SCM and its working principle as 
well as a brief description of the SIMS measurements are described. In addition, 
some of the basic MOS capacitor physics, including the C-V characteristics and 
non-ideal charges in oxide are described. The theory for the Terman’s method and 
conductance method of calculating interface trap densities, which were used in 


































CAPACITANCE – VOLTAGE (C-V) AND 
SCANNING CAPACITANCE MICROSCOPY 
MEASUREMENTS ON HIGH AND LOW 




In this chapter, it will be demonstrated that scanning capacitance microscopy 
(SCM) can be used for monitoring oxide quality without the need for prior 
metallization of the oxide-semiconductor sample to establish a gate electrode. This 
chapter describes firstly the use of the conductance method to extract the energy 
distribution of interface traps for oxide samples of different quality fabricated on 
silicon under high temperature oxidation condition. The extracted interface trap 
density is then correlated with the spread of the dC/dV versus V plot (also known 
as the dC/dV curve) from SCM measurements. It will be shown that the full-width 
at half-maximum (FWHM) of the dC/dV curves is strongly dependent on the 
interface trap density due to the stretch-out effect of the interface traps on the C-V 
curve. As a result, the FWHM of the dC/dV curve from SCM measurements will 
be shown to be a good and sensitive monitor of the quality of the oxide samples. 
Low temperature SCM thermal oxide was also fabricated on calibration wafers of 
known substrate doping and the quality of the thermal oxide was characterized by 




4.2 Preparation of High Temperature Oxide Samples 
 
Two types of samples are fabricated, one from a local wafer fabrication foundry 
and the other in NUS (at the microelectronics laboratory). The wafers from the 
foundry are p-type silicon whereas the wafers from the microelectronics 
laboratory are both n-type and p-type silicon. Both types of wafers have backside 
metallization in order to carry out conductance and SCM measurements. The 
wafer fabricated in the microelectronics laboratory is divided into five pieces and 
cleaned using RCA1 and RCA2 solution (see Section 4.6 for details of the RCA 
cleaning procedures). One of the bare pieces of the wafer is kept aside for the 
growing of a low temperature oxide on a hotplate at about 350°C (see Section 
4.6). The other four pieces of the wafer underwent rapid thermal oxidation (RTO) 
at a temperature of 1000°C using oxygen gas (O2) for varying durations from 
about 4 to 10 seconds to achieve a targeted range of oxide thickness ( oxt ) from 
about 3 to 7 nm (see Table 4.1). 
 
The four pieces of the wafer are next annealed using the rapid thermal process 
(RTP) at a temperature of 1000°C with nitrogen gas (N2) for a duration of about 
300 seconds. One of the N2 annealed wafer piece is sent for further annealing 
under conditions similar to that of post-metallisation anneal (PMA) on capacitor 
dots. This anneal is carried out in a furnace at a temperature of 400°C with 10% 
hydrogen gas (H2) and 90% nitrogen gas (N2) (i.e., forming gas ambient) for about 
3 minutes. To investigate the effect of the forming gas anneal, the second N2 
anneal piece is not sent for forming gas anneal. For the remaining two N2 anneal 
pieces of the wafer, aluminium capacitor dots are formed in order to perform two-
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frequency high frequency (HF) C-V correction measurement. The aluminium 
capacitors dots of various sizes are fabricated using thermal evaporation of 
aluminium through a mask. The diameter, thickness and area of the aluminium 
dots are 180 μm, 6000 Å and 2.5447x10-4 cm-2, respectively. For the two capacitor 
dot wafer pieces, one of them is sent through PMA (i.e., 400°C, 3 minutes in 
forming gas) whereas the other piece is not.  
 
The wafer fabricated in the local foundry are oxynitride samples, which are grown 
by RTO at a temperature of 900°C in NO or N2O ambient. The duration of the 
oxidation process is about five to ten seconds each. The wafer is next annealed at a 
temperature of 1050°C in an ambient of 75% nitrogen gas (N2) and 25% oxygen 
gas (O2) for about 40 seconds. Subsequently, the wafer is divided into four pieces. 
One of the annealed pieces of the wafer is sent for further annealing under 
conditions similar to that of PMA on capacitor dots while another of the annealed 
pieces of the wafer is not sent for PMA. For the remaining two annealed pieces of 
the wafer, aluminium capacitor dots are formed in order to perform two-frequency 
HF C-V correction measurement. One of the two capacitor dot samples is 
subjected to PMA while the other piece is not. The conditions of the PMA and 
metallisation of the capacitors performed on the wafer from the local foundary is 
exactly identical to that performed on the wafers fabricated in the microelectronics 
laboratory.     
 
A total of four different sets of oxide samples with about the same substrate 
doping concentration (Nsub) at 2x1015 cm-2 but with varying oxide thickness (tox) 
from about 3nm to 7nm are fabricated for SCM measurements. The set of nitrided 
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oxide samples from the local foundry is denoted by C3p1 and C3p2. On the other 
hand, the three different sets of non-nitrided oxide fabricated in the 
microelectronics laboratory are denoted as M3n1, M3n2, M4p1, M4p2, M6p1 and 
M6p2 following the procedures described earlier. The samples C3p2, M3n2, 
M4p2 and M6p2 are identical to the respective samples C3p1, M3n1, M4p1 and 
M6p1 except that they have not been subjected to the forming gas anneal step. For 
each of the four different sets of the samples mentioned above, there will be a 
corresponding set of samples fabricated under identical condition but with 
capacitor dots deposited on them for C-V measurements. A summary of the 
different samples fabricated is given in Table 4.1. 
 
4.3 Conductance Measurements on High Temperature 
Oxide Samples and Comparison using Terman’s 
Method  
 
Using the two-frequency correction technique on the measured C-V curves as 
described in Section 3.6 and combining the measured data at 100kHz and 200kHz 
using Eq. (3.29), the corrected C-V curve for the nitrided oxide sample C3p1 is 
shown in Figure 4.1. The oxide thickness oxt  can be extracted from the value of 















Figure 4.1 : Two-frequency (100 kHz and 200 kHz) corrected C-V curve for the 
nitrided gate oxide sample C3p1. 
 
From Figure 4.1, the capacitance value at accumulation can be determined and 
using Eq. (3.11), the oxide thickness ( oxt ) of the nitrided oxide was calculated to 
be 3.1nm. By fitting a calculated ideal C-V curve with no oxide fixed charge to 
the measured C-V curve in Figure 4.1, the shift in the flatband voltage (VFB) can 
be determined. After accounting for work function differences, the density of 
oxide fixed charges (Nf) can be extracted using Eq.(3.20). Taking into 
consideration of the workfunction difference of about 0.9eV between cobalt (SCM 
probe tip) and aluminum (gate of capacitor dots), VFB (extracted from C-V 
measurements) has been corrected to that of a cobalt gate electrode (probe tip) 
which is used in the SCM measurements. This is to facilitate comparison of VFB 
with Vtip corresponding to maximum dC/dV in the SCM measurements. Similarly, 
the above procedure is repeated for the other samples to obtain their corresponding 
values of oxt , Nf and VFB. Table 4.1 shows the tabulated data for the different 
oxide samples used in the experiment. 
 
 


















 Table 4.1 : Parameters of the oxide samples extracted from two-frequency 
corrected C-V curves 
  
The interface trap density Dit for the sample C3p1 was obtained using both the 
conductance method and Terman’s method. Using the conductance method 
described in Section 3.8, by biasing the sample at different gate bias and at each 
bias by sweeping the frequency from 10 Hz to 100 Hz, a family of  〈Gp〉/ω vs f 
curves, similar to Figure 3.24, is obtained using Eq.(3.34). This is shown in Figure 
4.2. For each individual 〈Gp〉/ω vs f curve at each gate bias (Vg), by choosing a 
fractional value for the width fW the parameter )/( −+ ξξnl  can be determined 
from Eq. (3.38). Subsequently, from Figure 3.25, the corresponding value of σs 
can be found and then Figure 3.26 can be used to find the corresponding value of 
fD. Finally, using Eq. (3.43), the interface trap density corresponding to the 
particular gate bias can be determined. By fitting an ideal C-V curve with no 















C3p1 Nitrided Oxide/ 
p-type Si 
Yes 3.1 -0.24 2.185x1012 
C3p2 Nitrided Oxide/ 
p-type Si 
No 3.2 -0.27 2.434x1012 
M3n1 Non-nitrided Oxide/ 
n-type Si 
Yes 3.7 0.06 3.808x1012 
M3n2 Non-nitrided Oxide/ 
n-type Si 










No 4.9 -0.38 1.854x1012 
M6p1 Non-nitrided Oxide/ 
p-type Si 
Yes 6.6 -0.4 1.642x1012 
M6p2 Non-nitrided Oxide/ 
p-type Si 
No 6.3 -0.49 1.685x1012 
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Figure 3.21, the value of surface band bending sψ  corresponding to the applied 








Figure 4.2 : A family of 〈Gp〉/ω vs f curves at different applied gate bias for 
sample C3p1. 
 
The series resistance Rs calculated from Eq. (3.45) for the different samples is 
around 250 Ω. Since, the conductance curves from Figure 4.2 show a clear and 
distinct peak and Rs is relatively small, therefore the series resistance correction 
was not applied to Eq. (3.34). 
 
To compare with the Dit extracted from the conductance method, Dit was also 
extracted using the Terman’s method described in Section 3.7. By calculating the 
values of ΔVg for different values of the capacitance between the ideal and 
measured C-V curves and using Eq. (3.33), the values of interface trap density Dit 
for various sψ  can be obtained. Figure 4.3 compares the interface trap density 
extracted by the conductance and Terman’s method for the sample C3p1. 
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Figure 4.3 : The energy distribution of the interface trap density for sample C3p1 
obtained using the conductance method and Terman’s method. 
 
Figure 4.3 shows that the interface trap density extracted by Terman’s method is 
quite scattered whereas the interface trap density extracted by the conductance 
method shows a gradually decreasing trend towards midgap. This is because the 
measurement of equivalent parallel conductance is more sensitive and accurate 
because the conductance is related directly to the energy loss provided by the ac 
signal source during the capture and emission of carriers by interface traps. 
Therefore because of its better accuracy, especially for low interface trap density, 
the conductance method is used when a complete characterization of interfacial 
properties is desired or when sensitivity and accuracy are needed.  
 
Although Terman's method is relatively simple, requiring no additional 
measurement set-up, it has several limitations. Firstly, it relies on differentiation 
and comparison with the ideal C-V curve and hence its accuracy is limited to Dit 
of about 1012 cm−2eV−1 and higher. In addition, the requirement that interface 
states do not respond to the high frequency signal may not be satisfied very close 
to the band edges and therefore the interface trap density values near there are 
likely to be inaccurate. Finally, since Terman's technique relies on the degree of 














 Sample C3p1 using Conductance method
 Sample C3p1 using Terman's method
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stretch-out of the C-V curve, anything else which causes stretch-out such as non-
uniform doping in the substrate will also be incorrectly interpreted as interface 
states. As a result of the advantages that the conductance method has over the 
Terman’s method, therefore the interface trap density for the rest of the samples 










Figure 4.4 : The energy distribution of the interface trap density for the different 
samples in Table 4.1. Etrap - Ei represents the energy of the interface 
trap with respect to the intrinsic Fermi energy. 
 
4.4 SCM dC/dV Measurements on High Temperature 
Oxide Samples and Full-Width at Half-Maximum 
(FWHM) Method for Monitoring Oxide Quality 
 
The schematic setup shown in Figure 4.5 was used for the SCM measurements on 
the different oxide samples in Table 4.1. The sample bias was swept from -12V to 
12V using the Digital Instruments Dimension (DI) 3000 SCM machine, where the 
bias was applied to the silicon substrate and the cobalt-coated SCM probe tip was 
grounded. The dC/dV plots was measured as a function of the substrate bias Vsub 
(corrected later to probe tip bias (Vtip= -Vsub) with respect to the sample). The 























dC/dV sweep measurement was performed at an ac frequency of 90kHz and an ac 
bias of 100 to 300 mV magnitude was superimposed on the dc swept bias (from    
-12 V to 12V) to generate and modulate a depletion region in the semiconductor 
beneath the SCM probe tip. The SCM machine utilizes a sensor operating at 915 







Figure 4.5 : SCM schematic setup 
 
As the sample is swept from -12V to 12V at a rate of 0.1Hz, the dc sweep rate of 
2.4 V/s is much higher than the typical 10 mV/s required for equilibrium to be 
established between the applied dc bias and the charging of the interface traps. 
However, such high sweep rates are typically used in SCM measurements to 
minimize the effects from mobile surface charges. The dC/dV plots were obtained 
on 15 to 20 different locations across the entire oxide for each sample.  Generally, 
hysteresis is observed between the forward and reverse dC/dV sweeps, especially 
for large sweep ranges. The magnitude and sense of the hysteresis is dependent on 
the mobile trapped charges, slow and near interface trap charges, polarization 
effects in the dielectric and the charge trapping as a result of the high bias sweep. 
However, due care is taken during the SCM measurements to minimize the 











set to –90o to result in dC/dV signals of similar polarity for p-type (negative 
dC/dV) and n-type (positive dC/dV) samples. Table 4.2 shows the average and 
standard deviation of the probe tip voltage Vtip corresponding to the peak of the 
dC/dV curve as well as the average spread of the dC/dV curve, characterized by 
the FWHM, at 15 to 20 different locations on each sample.  
 
Table 4.2 : Oxide sample parameters extracted from C-V and SCM measurements 
Sample Oxide/ 
Substrate Type 




Vtip (V) at 
maximum 
dC/dV  





(Mean ± Std. 
dev.) 
C3p1 Nitrided Oxide/ 
p-type Si 
8.92 x 1010 0.096 ± 0.214 0.273 ± 0.115 
C3p2 Nitrided Oxide/ 
p-type Si 
6.75 x 1010 0.159 ± 0.428 0.254 ± 0.080 
M3n1 Non-nitrided Oxide/ 
n-type Si 
4.99 x 1012 -7.270 ± 0.416 1.315 ± 0.285 
M3n2 Non-nitrided Oxide/ 
n-type Si 










7.42 x 1011 2.867 ± 0.424 1.024 ± 0.195 
M6p1 Non-nitrided Oxide/ 
p-type Si 
2.65 x 1011 1.047 ± 0.487 0.936 ± 0.212 
M6p2 Non-nitrided Oxide/ 
p-type Si 
3.74 x 1011 -1.404 ± 0.261 0.810 ± 0.236 
 
Figure 4.6 shows the typical plots of dC/dV versus Vtip for the nitrided (C3p1 and 
C3p2) oxide samples. In order to analyze the measured dC/dV plot, a calculated 
dC/dV signal versus tip voltage was also performed by solving the Poisson 
equation assuming a one-dimensional MOS structure [80]. The calculated dC/dV 
plot for sample C3p1 and C3p2 is shown in Figure 4.7, where the interface trap 
density for sample C3p1 and C3p2 is based on the respective energy distribution 
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obtained from conductance measurements as shown in Figure 4.4. For the 
interface trap energy distribution, electron acceptor interface traps are assumed to 
be located in the upper half of the bandgap while donor interface traps are 
assumed to be located in the lower half of the bandgap. It is observed that the 
measured and calculated dC/dV curves agree reasonably well for samples C3p1 













Figure 4.7 : Calculated dC/dV versus probe tip (Vtip) for samples C3p1 and C3p2. 
The calculated dC/dV plot for zero interface trap density and zero 
oxide fixed charge (circle symbol) is also shown. 
 
From Table 4.2, it is seen that the flatband voltage VFB does fall roughly within 
the range of Vtip corresponding to maximum dC/dV for samples C3p1 and C3p2. 
The Vtip at which the maximum of dC/dV occurs is the dc bias which accounts for 
all the interface trap charges, oxide fixed or trapped charges and the 









































 Sample C3p1 (tox=3.1nm)
 Sample C3p2 (tox=3.2nm)
 tox = 3.1nm, Dit=Nf=0
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semiconductor space charge. On the other hand, the oxide fixed charge has a 
weaker influence on Vtip that generates the maximum dC/dV as the magnitude of 
the oxide fixed charge is less than the interface trap density (comparing Table 4.1 
and Figure 4.4) and secondly the magnitude of the oxide fixed charge is 
essentially constant in all the samples which shift the flatband voltage by a 
constant amount.  
 
Figures 4.8 and 4.9 show the measured and calculated dC/dV versus Vtip plots for 
the non-nitrided (M4p1 and M4p2) oxide samples. The agreement between the 
calculated and measured dC/dV curves is much poorer for the non-nitrided (M4p1 
and M4p2) oxide samples than for the nitrided (C3p1 and C3p2) oxide samples. 
From Table 4.2, it is seen that VFB for these two non-nitrided samples does not fall 
within the range of Vtip corresponding to maximum dC/dV. This is because during 
the dC/dV measurement, charge trapping in the oxide could occur at the probe tip 
location (unless the oxide quality is very good and the oxide is very thin as in the 
case of C3p1 and C3p2) and this will affect the value of Vtip corresponding to 
maximum dC/dV. In addition, oxide charge trapping during the dC/dV sweep is 
also responsible for the opposite polarity of Vtip corresponding to the dC/dV peak 
for M4p2 as its oxide quality is relatively poor. Furthermore, oxide trapped 
charges of about 5x1013 cm-2 at the oxide-silicon interface could also be used to 
explain the large shift in the tip voltage of about -7.5 V (see Table 4.2) at which 


















Figure 4.9 : Calculated dC/dV versus probe tip (Vtip) for samples M4p1 and M4p2 
 
Figure 4.10 shows the plot of the magnitude of the average of the probe tip 
voltages |Vtip(average)| corresponding to maximum dC/dV plotted against the mid 
gap interface trap density Dit(mg) and oxide fixed charge density Nf. From the 
figure, it is seen that the probe tip voltage |Vtip(average)| corresponding to maximum 
dC/dV correlates well with the interface trap density for Dit(mg) > 2x1011 cm-2eV-1 
as seen from the solid line showing the general trend of the results. However, from 
Table 4.2 if the sign of the peak location is taken into consideration, sample M6p2 
has a negative average dC/dV peak location at –1.404 V. This is opposite but close 
to the average dC/dV peak of sample M6p1 at 1.047V, even though both samples 
have almost similar interface trap densities from Figure 4.4. Similarly, this trend is 










































 Sample M4p1 (tox =4.4nm)
 Sample M4p2 (tox =4.9nm)
 tox = 4.4nm, Dit= Nf=0
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also observed for samples M4p1 and M4p2. This could be due to the localized 
oxide charge trapping occurring during the dC/dV sweep. Another observation 
from Figure 4.10 is that, the peak dC/dV location has a weaker correlation with 
the oxide fixed charge and this could be a result of the almost constant Nf at 










Figure 4.10 : Plot of |Vtip(average)| versus Dit(mg)  or Nf for the oxide (SiO2) samples 
 
The dc bias corresponding to the peak dC/dV is dependent on the interface traps. 
For example, when scanning on a p-type sample from positive tip bias to negative 
bias will lead to a more negative charge as (when the sample is biased from 
inversion to accumulation) where the electrons are not being emptied by the 
acceptor and donor interface traps where they should. This is compared to case of 
biasing the sample from negative bias to positive bias (from accumulation to 
inversion) which will cause fewer acceptor and donor interface traps to be filled 
with electrons. Therefore when the interface trap density is high, there is a 
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surface potential is changed by the fast sweeping of the dc bias. As a result, 
different dc bias will be needed to reach the maximum of the dC/dV curve where 
the slope of the C-V curve is the steepest (to balance all the charges in the MOS 
system and reach flatband condition). In view of the above-mentioned 
uncertainties, the probe tip voltage corresponding to maximum dC/dV may not be 
a reliable monitor of interface trap density even though there is a good correlation 
as shown in Figure 4.10. A more reliable parameter is therefore sought. 
 
Figure 4.11 shows the FWHM for the different oxide samples plotted against the 
midgap interface trap density Dit(mg), where the calculated FWHM of the dC/dV 
characteristics for oxide thickness ranging from 3 to 7 nm is also included for 
comparison. From the figure, it is seen that a large Dit(mg) will result in a larger 
FWHM as shown by samples M3n1 and M3n2. This is due to the stretch-out 
effect of the interface traps on the C-V curve and therefore the FWHM of the 
dC/dV curve can be used as a sensitive monitor of the interface trap density in 
SCM measurements. Figure 4.11 also shows that a good quality oxide will 
generally have a FWHM magnitude of less than 0.3 V compared to that of a 



















Figure 4.11 : Plot of FWHM for the oxide (SiO2) samples against their midgap 
interface trap density Dit(mg) 
 
In Figure 4.11, it is seen that there is a greater dependence of the FWHM on oxide 
thickness variation when the interface trap density is higher as seen from samples 
M3n1 and M3n2. This could be due to the local variation in the oxide quality and 
thickness as a result of processing variations or the presence of a nonuniform 
contaminant film on the bare oxide among the different measured locations, 
especially for samples M3n1 and M3n2 with high interface trap density. Despite 
this, the FWHM, or spread of the dC/dV curve, seems to be a more reliable 
monitor for the interface trap density as compared to the probe tip voltage 
corresponding to maximum dC/dV. 
 
It seems that the interface trap charges generally do not respond to the very high 
frequency of 915 MHz from the SCM resonant detector circuit, which measures 
the rate of change of the capacitance between the probe tip and the sample 
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(dC/dV), as well as the 90 kHz ac signal which generates the ΔC signal while 
sweeping through the dc bias, except possibly for interface traps close to the band 
edges (i.e., shallow interface traps). This is seen by comparing the almost similar 
magnitude of the dC/dV peak in Figure 4.6 (100-150 units) for samples C3p1 and 
C3p2 of low interface trap density with Figure 4.8 (150-200 units) for samples 
M4p1 and M4p2 of high interface trap density. The non-negligible difference in 
the magnitude of the dC/dV peak could be due to differences in oxide thickness of 
the samples and/or the effects of shallow interface traps. Therefore the magnitude 
of the change in the capacitance measured is very close to the slope of an ideal 
C-V curve with no interface trap charge and oxide fixed charge and the magnitude 
of the dC/dV peak is only dependent on the substrate dopant concentration. This is 
an important implication as it means that the SCM technique when applied for 
dopant extraction is generally independent of the quality of the overlying oxide 
grown on the samples. This means that a low temperature oxide can be used. 
Although the low temperature oxide has poorer interfacial quality than a high 
temperature oxide, effects of dopant diffusion and redistribution during the oxide 
growth process can be minimized. 
 
4.5 SCM dC/dV Measurements on High Dielectric 
Constant Oxide Samples 
 
As the size of transistors continues to scale down, the use of conventional SiO2 as 
a gate dielectric material is approaching physical and electrical limits. The 
principal limitation is due to the high leakage current caused by quantum 
mechanical tunneling of carriers through the thin gate oxide [81]. In order to 
reduce the gate leakage current, high dielectric constant (high-k) materials such as 
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hafnium oxide (HfO2), zirconium oxide (ZrO2), alumina (Al2O3) have been 
considered. This is because their high dielectric constants will enable the gate 
dielectric to be thicker than silicon dioxide while achieving the same gate 
capacitance and consequently, the leakage current will be much lower as 
compared to SiO2 of similar equivalent oxide thickness. Therefore the method of 
monitoring oxide quality using the spread of the dC/dV peak, reported for SiO2 in 
the previous section, is extended to high-k dielectric films on silicon in this 
section.  
 
The high-k dielectric used in the SCM measurements is HfO2 and its physical 
thickness is about 60 Å as measured by ellipsometry, which uses the change of 
state of the polarization of light reflected from the interface. The equivalent 
electrical oxide thickness of the sample (measured by the C-V method at 
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             =  23.3 Å 
where the area of the capacitor dot is 1.34688x10-3 cm2 and Cacc = 2x10
-9 F  
 
In-between the layer of HfO2 and the n-type silicon substrate is a thin interfacial 
layer of about 10 Å of silicon oxynitride. The oxynitride layer was formed by 
introducing nitrogen radicals into the high-temperature anneal of a silicon wafer, 
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whereby the nitrogen reacted with the Si and oxygen to form the oxynitride layer. 
Subsequently, after the formation of the oxynitride layer, chemical vapor 
deposition (CVD) of the HfO2 film onto the oxynitride/Si structure was carried out. 
The nitrided HfO2 sample was first measured with a range of ac voltage starting 
from 0.05V to 0.25V in steps of 0.05V at a fixed dc sweep rate of 0.1Hz. Figure 
4.12 shows the SCM measured dC/dV curves for ac bias from 0.05V to 0.25V, 
where Vsub is the dc substrate bias (Vsub = -Vtip) with respect to the probe tip. 
Table 4.3 shows the value of the dc bias (converted to probe tip bias with respect 
to the substrate) at the maximum point of the dC/dV curve and the full-width at 









Figure 4.12 : dC/dV curves for a range of ac voltage biases at a fixed sweep rate 


























 Table 4.3 : Location of the maximum dC/dV peak and the FWHM values at 
different ac bias for the nitrided HfO2 sample 
 
Within the range of experimental variation, for the range of ac bias investigated, it 
was found from Table 4.3 that Vtip at maximum dC/dV is 6.852 ± 0.609V and the 
FWHM is 6.015 ± 0.898V. Figure 4.12 shows that the maximum dC/dV 
magnitude seems to increase when the ac bias increases. Part of this increase is 
due to the increased tunneling current at high accumulation bias (i.e., large 
negative Vsub). After subtracting the dC/dV value of Vsub = -12V (attributed to the 
tunneling leakage current affecting the dC/dV measurements), the maximum 
dC/dV magnitude stays approximately constant at ∼ 0.1V for ac bias of 0.1 to 
0.25V (with the exception of ac bias at 0.05V, which is too small leading to poor 
signal-to-noise ratio). Therefore, an ac voltage bias of 0.10V is used in all the later 
SCM measurements (To keep within the small-signal approximation, the smallest 
ac bias for reliable measurements is chosen). Figure 4.12 shows that the dC/dV 
curves for the nitrided HfO2 sample is very noisy as compared to the SiO2 
samples. One possible reason could be due to the charging of the oxide traps 
during the dC/dV measurements. As the nitrided HfO2 sample has a much poorer 
interfacial oxide quality, characterized by the larger FWHM and Vtip 
corresponding to peak dC/dV (from Table 4.3) as compared to the SiO2 samples, 
therefore more localized charging of the higher density of oxide traps during the 
AC voltage bias (V) Vtip (V) at maximum dC/dV FWHM of the dC/dV curves (V) 
0.05 6.975 4.615 
0.10 5.894 6.154 
0.15 7.538 5.769 
0.20 6.740 6.923 
0.25 7.115 6.615 
Mean Value 6.852 6.015 
Standard Deviation 0.609 0.898 
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dC/dV measurements will result in an increased measurement noise for the 
nitrided HfO2 sample. Therefore the signal-to-noise ratio of the dC/dV curves for 
the nitrided HfO2 sample is poorer as compared to the SiO2 samples.  
 
With the ac voltage bias fixed at 0.10V, the sweep rate is next changed to observe 
its effect on the dC/dV curves. Figure 4.13 shows the measured dC/dV curves for 
sweep frequencies of 0.1Hz, 0.05Hz and 0.01Hz, corresponding to sweep rates of 








Figure 4.13 : dC/dV curves for varying sweep rates at a fixed ac voltage bias of 
0.1V for the nitrided HfO2 sample 
 
Figure 4.13 shows that for the lowest sweep rate of 0.24 Vs-1, the dc substrate bias 
at maximum dC/dV (around 9.0 V) and the FWHM for the dC/dV curve are very 
large, suggesting that charge trapping is affecting the measurements. Table 4.4 
shows that as the sweep rate increases, Vtip at maximum dC/dV decreases, where 
subtip VV −= . This implies that the slower traps are not able to respond as the sweep 
rate increases. Figure 4.13 also shows that the shape of the dC/dV curve at sweep 
rates of 1.2 Vs-1 and 2.4 Vs-1 is quite similar. In addition, the value of the dc bias 
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at maximum dC/dV and the FWHM values are also quite close as shown in Table 
4.4. Therefore, the ac voltage bias of 0.10V and sweep rate of 2.4 Vs-1 are used in 
subsequent SCM measurements. 
 
Table 4.4 : Location of the maximum dC/dV peak and the FWHM values for 
sweep rates of 0.24 Vs-1, 1.2 Vs-1 and 2.4 Vs-1 at a fixed ac voltage 
bias of 0.10V for the nitrided HfO2 sample 
 
Table 4.5 shows the extracted parameters (Vtip at maximum dC/dV and FWHM) 
from the dC/dV curves for the high-k nitrided HfO2 sample (together with the 
previous high temperature oxide (SiO2) samples) at 20 different locations across 
the oxide. The oxide thickness of 2.3nm of the high-k sample is the equivalent 






Sweep Rate (Vs-1) Vtip (V) at maximum dC/dV FWHM of the dC/dV curves (V) 
2.4 3.687 5.385 
1.2 3.781 5.462 
0.24 9.129 Cannot be reliably estimated 
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Table 4.5 : Parameters extracted from C-V and SCM measurements for SiO2 
samples (Table 4.2) and the high-k nitrided HfO2 sample 
 
Figure 4.14 shows the typical plot of dC/dV versus Vtip for the high-k nitrided 
sample during the reverse sweep of the dC/dV curve. This is because the forward 















Vtip (V) at 
maximum 
dC/dV  





(Mean ± Std. 
dev.) 
C3p1 Nitrided Oxide/ 
p-type Si 
8.92 x 1010 0.096 ± 0.214 0.273 ± 0.115
C3p2 Nitrided Oxide/ 
p-type Si 
6.75 x 1010 0.159 ± 0.428 0.254 ± 0.080
M3n1 Non-nitrided Oxide/ 
n-type Si 
4.99 x 1012 -7.270 ± 0.416 1.315 ± 0.285
M3n2 Non-nitrided Oxide/ 
n-type Si 










7.42 x 1011 2.867 ± 0.424 1.024 ± 0.195
M6p1 Non-nitrided Oxide/ 
p-type Si 
2.65 x 1011 1.047 ± 0.487 0.936 ± 0.212
M6p2 Non-nitrided Oxide/ 
p-type Si 
3.74 x 1011 -1.404 ± 0.261 0.810 ± 0.236
High-k Nitrided  HfO2/ 
n-type Si 
7.28 x 1012 4.487 ± 0.354 5.220 ± 0.550




















For the DI SCM, the forward sweep corresponds to ramping the sample substrate 
bias (Vsub) from –12V to 12V and the reverse sweep corresponds to ramping Vsub 
from 12V to –12V. Expressed in terms of the probe tip bias (Vtip = -Vsub), the 
forward sweep corresponds to Vtip sweeping from 12 V to –12 V while the reverse 
sweep corresponds to sweeping Vtip from – 12 V to 12 V. Therefore, for the high-k 
sample (n-type Si), only during the reverse sweep of Vtip from –12 V to 12 V, 
which corresponds to sweeping the sample from inversion to accumulation, do the 
carriers in the sample respond to the voltage sweep. The carriers do not respond to 
the voltage biases when the sample is swept from accumulation to inversion. 
 
The reason why only one direction of voltage sweep results in the ΔC peak 
response for the high-k sample is not completely clear and still requires further 
investigation. One possible reason could be due to the very high interface trap 
density as seen from Table 4.5, where the FWHM value for the high-k sample is 
much higher when compared to the SiO2 samples (This is also observed from the 
large spread in the dC/dV peak in Figure 4.14). In addition, the interface traps at 
the Si/high-k dielectric interface could possibly consist of predominately electron 
donor states. When the n-type Si high-k sample is swept from accumulation to 
inversion (corresponding to the forward sweep), the Fermi energy level moves 
towards the valence band and empties the interface trap levels above the Fermi 
level. Since the donor interface traps are positive when emptied, during the 
forward sweep, an increasing number of interface traps will become charged. 
Therefore, due to high interface trap density of the high-k sample, the C-V curve 
would have been greatly stretched out during the forward sweep. Hence, the 
location of Vtip corresponding to peak dC/dV would have been shifted out of  
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range (due to the need of the applied bias to balance the very high interface trap 
density) of the dc bias swept. Hence, during the forward sweep of the dC/dV 
measurements, it would appear that the dC/dV curve is flat. On the other hand, 
when the n-type Si high-k sample was swept from inversion to accumulation 
(corresponding to the reverse sweep), the Fermi energy level would move towards 
the conduction band and thus the electron donor interface traps would be filled 
and become neutral. Therefore, during the reverse sweep, the number of charged 
interface traps would decrease where the stretching of the dC/dV curve and the 
shift of the Vtip corresponding to peak dC/dV would decrease. Hence the dC/dV 
characteristics of the reverse sweep could be observed in the range of the dc bias 
swept.  
 
Figure 4.15 shows the magnitude of the average probe tip voltages (|Vtip(average)|) 
corresponding to maximum dC/dV plotted against the mid-gap interface trap 
density (Dit(mg)) and oxide fixed charge (Nf) for the SiO2 and high-k nitrided HfO2 
samples. The inset in the figure also shows the energy distribution of the interface 











Figure 4.15 : Plot of |Vtip(average)| versus Dit(mg)  or Nf for SiO2 and the high-k 
nitrided HfO2 samples. The solid and dash lines are visual aids 
showing the general trend of the results for Dit(mg) and Nf 
respectively.   
 
Figure 4.16 shows the FWHM values of the different samples plotted against their 
respective mid-gap interface density (Dit(mg)) showing that the spread of the dC/dV 
curves is larger for a higher interface trapped charge density. It also shows that for 
the high-k dielectric film, its interface quality on silicon is the poorest as 
compared to the industrial-grade nitrided SiO2 (Samples C3p1 and C3p2) and in-
house fabricated non-nitrided SiO2 (samples stating with the letter “M”). This is 
illustrated clearly by the highest Dit(mg) and FWHM value for the high-k nitrided 
HfO2 sample in Figure 4.16.  
 
Most importantly, Figure 4.16 shows that the trend of measured FWHM versus 
Dit(mg) of the high-k sample agrees with the other SiO2 samples. This is illustrated 
by the highest Dit(mg) value of the high-k sample in Figure 4.16 which corresponds 
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FWHM of its dC/dV curve is still strongly dependent on the interface trap density 
as a consequence of the stretch-out effect of interface traps on the C-V curve. In 
addition, Figure 4.16 shows an increasing trend of the FWHM values for 
increasing Dit(mg) values. As a result, Figure 4.16 provides experimental evidence 
that supports the extension of the technique of using the spread of the dC/dV curve 
in SCM measurements to monitor the interfacial quality of high-k dielectric films 









Figure 4.16 : FWHM values for the various samples (SiO2 and high-k) plotted 
against the mid-gap interface trap density 
 
4.6 Preparation of Low Temperature Oxide Samples 
 
In order to study the oxide quality of low temperature oxide, typically used in 
SCM dopant profiling measurements, a p-type silicon wafer with resistivity of 
about 4-8 ohms cm-1, corresponding to a substrate doping of about 2x1015 cm-3, is 
used for the oxide growth. The rationale for using a low temperature fabricated 
oxide over the underlying semiconductor is to minimize dopant diffusion and 
redistribution, which would otherwise affect the dopant profiles which are being 
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measured. The wafer cleaning process first developed at the RCA laboratories is 
often refereed to as the RCA process. The RCA cleaning process, which does not 
attack the silicon substrate consists of two procedures which will selectively 
remove organic and inorganic contaminants on the wafer surface.  
 
The first cleaning procedure, RCA1, is used to remove organic contaminants on 
the wafer surface. Firstly, five parts of DI water (by volume) was heated to a 
temperature of 80-90oC before mixing the heated DI water with 1 part of hydrogen 
peroxide (30%) and 1 part of ammonium hydroxide (30%). This is followed by 
immersing the silicon wafer in the heated mixture for about 10-15 minutes before 
rinsing the wafer in bubbling DI water in a container for another 10-15 minutes. 
Subsequently, the second part of the cleaning process, RCA2, is used to remove 
inorganic contaminants on the wafer surface. Similarly, six parts of DI water (by 
volume) was heated to a temperature of 80-90oC before mixing the heated DI 
water with 1 part of hydrogen peroxide (30%) and 1 part of hydrochloric acid 
(30%). This is followed by immersing the silicon wafer in the heated mixture for 
about 10-15 minutes before rinsing the wafer in bubbling DI water in a container 
for another 10-15 minutes. The hydrogen peroxide will remove silica and silicon 
particles from the wafer, as well as remove certain organic, ionic and metal 
surface contamination. During the DI water rinse in both the RCA1 and RCA2 
cleaning procedures, the bubbling of the DI water was not too strong in order to 
prevent particulates from scratching the wafer surface.  
 
After the RCA1 and RCA2 cleaning process, the wafer was dipped in 10% 
hydrofluoric acid (HF) for about 20 to 30 seconds in order to remove the 
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unintended oxide layer present originally on the wafer surface. In order to ensure 
that the unintended oxide layer on the wafer is completely removed, no droplets of 
the HF solution should reside on the wafer surface. Otherwise, the HF dips must 
be repeated until no droplets of the HF solution remain on the wafer surface when 
the wafer is brought out of the HF solution. This is followed by a DI water rinse of 
the wafer for another 20 minutes. Next, the wafer is blown dry using dry nitrogen 
(N2) gas. The wafer is next broken into 3 pieces with a pair of tweezers and dry 
nitrogen gas is blown over the surface of the wafer pieces in order to remove any 
of the particulates that remain on the broken edge of the three wafer pieces. 
  
Two of the wafer pieces are then immersed in hydrogen peroxide solution for 
about 20 minutes at room temperature followed by blowing them dry with dry N2 
gas. Subsequently, together with the other wafer piece that had not been immersed 
in the hydrogen peroxide solution, the three wafer pieces are placed on the hot 
plate to grow the low temperature oxide. One of the two pieces of the wafer that 
has been previously immersed in hydrogen peroxide is illuminated with ultra-
violet (UV) light for the entire duration of the heating on the hot plate while the 
other two pieces were not illuminated by the UV light. In order to prevent thermal 
shock, the temperature of the hot plate was ramped up from an initial 19oC to a 
temperature which is fairly stable and fluctuating between 325 oC to 350oC. The 
entire ramping process took about 30 minutes and it was done concurrently during 
the RCA1 and RCA2 cleaning process. This is to ensure that the duration when 
the three pieces of wafer was exposed to the air after the 10% HF etch was kept to 
a minimum. Next, the three wafer pieces were left on the hot plate for about 30 
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minutes, to grow the low temperature oxide for SCM measurements. Finally, after 
30 minutes, the three wafer pieces were quickly removed from the hot plate. 
 
 4.7 Effect of Hydrogen Peroxide and Ultraviolet 
Irradiation on the Low Temperature Oxide Samples 
 
In order to obtain good SCM images in dopant profiling of p-n junction samples, it 
is very important to improve the quality of the thermal oxide grown on a hot plate 
at 350oC. Figure 4.17 shows a typical dC/dV versus Vtip plot for a low temperature 
oxide (on a p-type substrate). The low temperature oxide was grown prior to 
immersion in hydrogen peroxide or being irradiated with UV light during oxide 







Figure 4.17 : dC/dV vs V curve for the low temperature oxide without hydrogen 
peroxide immersion and UV irradiation. 
 
Figure 4.17 shows that the FWHM of the dC/dV curve for the thermal oxide 
without being immersed in hydrogen peroxide is around 5 V, which is very large, 
and therefore suggests that the interface trap density is very high. Therefore if 
oxide of such quality is used for SCM imaging, the high density of the interface 
trap charges may create internal electric fields which can counteract the applied 





















external field and thus nulling the capacitive effects. This will cause a loss of 
contrast or variation in the SCM ΔC response. 
 
However, a typical dC/dV versus Vtip plot for the sample that has been immersed 
in hydrogen peroxide before low temperature oxide growth in Figure 4.18 shows 
that the measured FWHM has been reduced to about 2.4V. This can be clearly 








Figure 4.18 : dC/dV vs V curve for the low temperature oxide grown with 









Figure 4.19 : Effect of the hydrogen peroxide immersion on the smoothed dC/dV 
curves showing differences in the interfacial quality of the low 
temperature oxide grown.  
 











































Figure 4.19 shows that the use of hydrogen peroxide immersion in the low 
temperature oxide growth process has reduced the measured FWHM value and 
improved the oxide interfacial quality. One possible reason could be that after the 
wafer piece is dipped into HF to remove any unwanted oxide layer on the wafer 
surface, the wafer surface will only consist of the bare silicon. As hydrogen 
peroxide is a powerful oxidant, therefore the peroxide will grow a chemical oxide 
in areas in which the silicon is “bare”, which will result in a layer of better quality 
oxide closest to the silicon interface. Figure 4.18 shows that the dC/dV versus Vtip 
plot for the oxide sample grown with hydrogen peroxide immersion has a small 
positive spurious peak at Vtip = 0V. This spurious peak suggests that the oxide 
may be slightly "leaky" and the inversion charges do not collect at the surface but 
leak away through the insulator to the gate. In this case, the gate charge is 
supported only by the deep depletion charge and therefore the C-V curve shows a 
deep depletion characteristic. The small positive spurious peak could be a result of 
the slope of the C-V curve going into deep depletion and returning back to the 








Figure 4.20 : Schematic C-V diagram to explain the spurious peak in the dC/dV 












On the other hand, Figures 4.17 and 4.19 show that the oxide sample grown 
without hydrogen peroxide immersion does not have the small spurious peak. This 
could be due to the higher density of interface traps acting as generation-
recombination centers, which will generate a greater number of minority carriers, 
so that the sample does not easily go into deep depletion as there are more 
minority carriers to achieve inversion. Another possible reason could be the high 
interface density will stretch the C-V curve by a large amount such that the sample 
cannot reach inversion and therefore the small spurious peak cannot occur (the 
peak occurs when the sample returns to inversion from deep depletion). 
 
Figure 4.21 shows a typical dC/dV versus Vtip plot for the oxide sample grown 
with both hydrogen peroxide immersion and UV light illumination. The figure 
shows that the Vtip corresponding to maximum dC/dV is close to 0 V and the 
FWHM value for the sample is reduced to about 1.1V which indicates good 
interfacial qualtiy. This is clearly seen when the smoothed dC/dV plots for the 








Figure 4.21 : dC/dV vs V curve for the low temperature oxide grown with 
hydrogen  peroxide immersion and UV light irradiation 
 



























Figure 4.22 : Effect of the hydrogen peroxide immersion and UV light irradition 
on the smoothed dC/dV curves of the low temperature oxide grown 
 
Figure 4.22 shows that the use of UV light irradiation will further improve the 
interfacial quality of the low temperature oxide in terms of the measured FWHM 
values. This could possibly be due to the high energy photons of the UV light (as 
the frequency of the UV electromagnetic rays is high) deactivating the electron 
and hole traps in the gate oxide, which are mainly silicon “dangling bonds” and 
oxygen “dangling bonds”. When the dangling bonds are deactivated by the high 
energy photons of the UV light, the captured electron or hole is released (to 
become a carrier in the silicon substrate or being captured by the bulk traps in the 
substrate) so that the overall interface charge density will be reduced. Therefore 
the measured FWHM of the oxide sample with UV light illumination will be 
reduced. A further improvement to this procedure could involve passivating 
remaining dangling bonds in the low temperature oxide sample by forming gas 
anneal.  
 

























Table 4.6 shows the average and standard deviation of the probe tip voltage 
corresponding to the peak of the dC/dV plot as well as the measured FWHM 
values obtained from 20 different locations measured on the low temperature 
oxide sample grown under different conditions. It shows that the combined use of 
hydrogen peroxide immersion and UV light irradiation will improve the interfacial 
oxide quality, which is needed for SCM measurements on pn junction samples.   
Table 4.6 : Vtip at maximum dC/dV and FWHM values for the low temperature 
oxide samples grown under different conditions 
 
4.8 Summary 
In this chapter, the use of the spread of the dC/dV characteristic (or FWHM) in 
SCM measurements as a monitor of the interface trap density is investigated. It 
was found that the FWHM is a more reliable monitor of interface trap density than 
the probe tip voltage corresponding to maximum dC/dV. In additional, the effects 
of hydrogen peroxide immersion and ultra-violet (UV) light irradiation on the 
growth of a low temperature oxide are investigated using the dC/dV 
measurements, with the aims of fabricating a good quality low temperature oxide 
for SCM measurements. It was found that prior hydrogen peroxide immersion and 
UV irradiation during oxide growth will result in a low temperature oxide with 
good interfacial quality. 
Sample Type Vtip (V) at 
maximum dC/dV
(Mean ± Std. 
dev.) 
FWHM (V) of 
dC/dV versus V 
(Mean ± Std. 
dev.) 
Low Temperature Oxide without 
Hydrogen Peroxide and UV Light 
-3.785 ± 1.132 6.481 ± 1.094 
Low Temperature Oxide with 
Hydrogen Peroxide and without UV Light 
-4.947 ± 1.684 2.887 ± 0.453 
Low Temperature Oxide with 
Hydrogen Peroxide and UV Light 
0.176 ± 0.405 1.047 ± 0.224 
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CHAPTER 5 
THEORETICAL MODEL OF INTERFACE 
TRAP DENSITY FOR SCANNING 





In this chapter, a theoretical model for the calculation of interface trap density 
( itD ) in a metal-oxide-semiconductor (MOS) structure using data from scanning 
capacitance microscopy (SCM) measurements is proposed. The model is based on 
the correlation of itD  with the change in the full-width at half-maximum 
( FWHM ) of the SCM differential capacitance ( dVdC / ) characteristics. In the 
preceding Chapter 4, only qualitative correlation between itD  and the FWHM  
has been shown. Quantification of itD  from the FWHM  is further developed in 
this chapter. The good agreement between the calculated itD  values from the 
SCM theoretical model and the experimental midgap itD  values obtained from 
conductance measurements shows the validity of the proposed model. The model 
is then used to calculate the spatial distribution of itD  across the channel of a 






5.2 Motivation for developing a theoretical model of 
interface trap density extraction from SCM 
measurements 
 
The MOS structure, which is an integral part of the complementary MOS (CMOS) 
technology, has undergone continuous downscaling in order to achieve speed, 
power and density improvements. The electrical and operating characteristics of 
MOS devices is essentially controlled by charges trapped in localized surface 
states (within the forbidden energy gap of silicon) at the silicon-silicon dioxide 
(Si-SiO2) interface. Currently, there are several electrical methods that can be used 
to measure interface trap densities, such as Terman’s high-frequency capacitance-
voltage (C-V) method [59], low-frequency capacitance method [82], deep-level 
transient spectroscopy [83], charge pumping [84] and conductance measurement 
[74].  
 
Terman’s method is a simple technique and requires obtaining the C-V curve 
stretch-out resulting from interface traps, by comparing an experimental high-
frequency VC −  curve with a theoretical ideal VC −  curve without any interface 
states. However, the accuracy of Terman’s method is limited by non-uniform 
doping (due to impurity redistribution during oxidation or due to ion-implantation) 
as well as gross or microscopic interfacial charge non-uniformities [85], which 
will distort the VC −  curve and thus obscure the stretch-out effect due to interface 
traps alone. On the other hand, the low-frequency capacitance method, for which 
all interface states including the slowest ones will respond, is only suitable for 
oxides with low leakage current (as the dc displacement current is measured using 
a slow ramp voltage to maintain quasi-equilibrium). Consequently, ultra-thin 
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dielectrics with large gate leakage current will complicate and make low-
frequency measurements difficult to perform. One of the more sensitive and 
accurate techniques, which provides accurate determination of interface trap 
densities and carrier capture probabilities as functions of applied gate bias in the 
depletion portion of the energy bandgap, is the conductance technique [74]. The 
conductance method extracts the interface trap density by measuring the loss in 
energy associated with the change in trap occupancy when interface traps 
exchange carriers with the silicon substrate under an applied gate voltage bias. In 
the depletion bias region, the energy loss is dominated by interface traps due to the 
slower capture rate of such surface states as they cannot keep in phase with the 
applied voltage bias. The loss in the depletion regime dominates losses in other 
bias regions and that resulting from bulk traps.  
 
Although the conductance method is one of the more sensitive and accurate 
techniques, it requires a metallization step after thermal oxidation to form 
capacitor dots for the measurement. The capacitor dots typically have to be of a 
large enough area to provide the required sensitivity for the conductance 
measurement.  It is also impossible to obtain the local interfacial trap density 
spatially (with nanometer spatial resolution) since the conductance measurement 
involves the use of large area capacitor devices. On the other hand, SCM can be 
used for device characterization of submicrometer semiconductor structures as it 
possesses spatial resolution of the order of 10 nm [2]. SCM measures the change 
in the capacitance (dC) between the SCM probe tip and the underlying 
semiconductor in response to a change in the applied ac bias (dV), as the probe tip 
dc bias ( gV ) sweeps the semiconductor surface beneath the probe from 
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accumulation to inversion to obtain the dVdC /  vs Vg characteristic curve as 
shown in Figure 5.1. The SCM technique can be used to monitor the oxide quality 
of samples directly after the oxidation process without any prior metallization of 
the oxide-semiconductor structure to form the gate electrode so that the impact of 
process changes on the dielectric quality can be understood [19]. However, 
currently the SCM technique can only provide a qualitative evaluation of oxide 
quality using the correlation between FWHM  of the dVdC /  characteristics and 
the itD  values [19]. The exact itD  value cannot be obtained from SCM 
measurements as there is presently no quantitative model which relates the 
changes in FWHM to Dit. Therefore a theoretical model for the calculation of 
interface trap density from the SCM differential capacitance characteristic 








Figure 5.1 : Schematic diagram of the SCM measurement setup with a typical 
































5.3 Development of a theoretical model of interface trap 
density using the spread of the differential 
capacitance characteristics 
 
The equations for the SCM interface trap density theoretical model are derived 
using a p-type silicon structure in this section for illustration. However, the model 
is also applicable for a n-type silicon structure. The total capacitance )( sC ν  per 










νν                            (5.1) 
where the semiconductor surface capacitance Cs as a function of sν  for a p-type 
silicon substrate of uniform doping at high frequency under accumulation to 
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ψν = is the normalized surface band bending ( sψ ), subN  is the substrate 
dopant concentration, in  is the intrinsic carrier concentration, Bk  is the 
Boltzmann’s constant, q  is the electronic charge and T  is the temperature. 
psFBC λε /=  is the flatband capacitance per unit area where sε  is the permittivity 
of silicon and pλ  is the extrinsic Debye length. As the minority carrier 
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concentration is negligible as compared to the majority carrier concentration under 
accumulation to depletion bias, therefore the low and high frequency VC −  
curves are practically identical in these bias regions as the minority carrier effects 
and response to the applied ac gate voltage can be neglected.  
 
In order to obtain an expression for 
gdV
dC , it is necessary to first apply the chain 



































ν =                   (5.3) 
 
Rearranging the terms in Eq. (5.3) gives the expression of 
gdV






































dC =  by differentiating Eq. (5.1) with respect to sC .  
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The applied gate voltage gV  is related to the ideal gate voltage giV , which is the 
gate bias in the absence of oxide charges and work function difference between 
the gate (or probe tip) and semiconductor, through the flatband voltage FBV  and 
can be expressed as  
 
FBgig VVV +=  
















Q −=−++−= )0()( ψφνν  ,       (5.5) 
where )( ssQ ν is the silicon surface charge and for a p-type substrate is given as 
[80] 
 
















ενν ++−−= −       (5.6) 
 
In Eq. (5.5), MSφ  is defined as the work function difference between the metal 
probe tip and the semiconductor and QF is the oxide fixed charge per unit area. 
The interface trap charge density at flatband, )0( =sitQ ψ , is the integral of a 
typical interface trap energy level ( TE ) positioned at an energy of sξ  from the 
intrinsic Fermi level ( iE ) at the Si-SiO2 interface. The mobile ionic charges ( MQ ) 
are not considered in Eq. (5.5) as current fabrication procedures and 
improvements in the purity of fabrication materials and processes can effectively 
minimize the alkali-ion contamination in device fabrication. 
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In order to validate the assumption that the shape of the SCM dVdC / curve may 
be approximated using a Gaussian function, it is necessary to check the normality 
of the distribution of the SCM experimental dVdC /  data points by calculating 
their respective skewness ( SK ) (which measures the degree of asymmetry of a 
distribution around its mean value) and kurtosis ( KU ) (which measures the 
relative flatness or sharpness of a distribution as compared to the Gaussian 
distribution) values. One method is to apply the skewness and kurtosis test 




=  ,             (5.7) 
N
KUZ KU 24
=  ,             (5.8) 
where N  is the number of data points (60 in this case) used to obtain the 
experimentally measured dC/dV curve. SK  and KU  are the calculated skewness 
and kurtosis values by comparing each measured dC/dV curve to a fitted Gaussian 
curve.  
 
If the experimental dC/dV curve is perfectly Gaussian, the values of SK  and KU  
will be both zero. SKZ  and KUZ  from Eqs. (5.7) and (5.8) are calculated using the 
value of 60=N  for each individual experimental SCM dVdC /  curve. Table 5.1 
summarizes the obtained SK  and KU  values and the calculated values of SKZ  
and KUZ  at 8 different spatial locations on the sample with the largest SK  and 
KU  values (i.e., wet oxide or SiO2 thermal oxide fabricated using wet oxidation 
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in Figure 5.2 with dopant concentration of 2.5 x 1015 cm-3). The mean and 
standard deviation of SKZ  and KUZ  are found to be 759.0490.0 ±−  and 
793.0355.0 ±− , respectively. Since the calculated values of SKZ  and KUZ  are 
within the range of 2±  (based on a 95% confidence interval and hence within the 
expected range of chance fluctuations of the test statistic), this indicates that the 
shapes of the measured SCM dVdC /  curves are not significantly (in a statistical 
sense) asymmetrical (large skewness), leptokurtic (large positive kurtosis) or 
platykurtic (large negative kurtosis). Therefore the shape of the SCM 
dVdC / curve may be approximated using a Gaussian function where its peak 
value ( P ) is related to its FWHM  value given by PGFWHM /= , with 
π/)5.0(log2 eG −= . The analytic expression of the SCM dVdC /  (or 
gdVdC / ) peak value ( P ) is obtained from Eq. (5.4) by evaluating it at the 
normalized surface band bending ( spν ) corresponding to the dVdC /  peak.  
 
Table 5.1 : The values of skewness ( SK ) and kurtosis ( KU ) and their respective 
test statistics ( SKZ  and KUZ ) values at 8 different spatial locations of 
a thermal oxide fabricated using wet oxidation 
 
Location SK  KU  SKZ  KUZ  
1 -0.504 -0.505 -1.593 -0.798 
2 -0.158 -0.839 -0.499 -1.327 
3 0.135 0.713 0.427 1.127 
4 -0.252 -0.052 -0.843 -0.087 
5 -0.167 -0.795 -0.529 -1.257 
6 -0.200 -0.085 -0.631 -0.134 
7 0.220 -0.218 0.758 -0.375 
8 -0.319 0.009 -1.009 0.014 
     μ  -0.156 -0.222 -0.490 -0.355 
σ  0.235 0.502 0.759 0.793 
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The analytic expressions for ss ddC ν/ and sg ddV ν/  in Eq. (5.4) can be obtained 
























































































































































ενν     (5.11) 
 









νν )()(  ,        (5.12) 
where )( sitC ν  given in Eq. (5.12), is due to the change in occupancy of the 
interface traps and hence a change in the interface trap charge density (i.e., 






ν  as FQ  is a constant charge and is independent of sν . 
 
The change in the interface trap charge state, when interface traps are emptied or 
filled (depending on whether the traps are acceptor-like or donor-like), also follows 
the change in applied gate voltage, which causes a stretch out of the VC −  curves 
and hence an increase of the FWHM  of the SCM dVdC /  curve for which the 
model equations are based on. The density of the charged interface states changes 
when the surface potential is varied by the applied dC bias as the MOS structure is 
biased from accumulation to inversion. The interface trap density is related to the 
spread, or FWHM , of the dVdC / characteristic as this is correlated to the gradient 
of the VC −  curve. However, it should be noted that the dVdC / curve of an ideal 
sample (but having similar doping and oxide thickness as the actual sample) in the 
absence of interface traps also has a FWHM  value, albeit a smaller one, as 
compared to a practical dVdC / curve that is stretched out by interface traps. 
Therefore, the interface trap density is associated with the broadening of the 
dVdC / curve, obtained from the difference of the FWHM  value between the ideal 
and the practical dVdC / curves. The latter is stretched out by interface traps and 
the change in FWHM  in the presence of interface traps is given by 
ii PGPGFWHMFWHM // −=− , where the ideal dVdC / curve is denoted by the 
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subscript i . Consequently, by evaluating at spν  and spiν , corresponding to the 
respective SCM dVdC /  peak values of P and iP , and from Eqs. (5.9) and (5.12), 

















ν+−=          (5.14) 
 
The value of spiν  used in the computation of itD  in the above equations are 
obtained by numerically solving the expression of giV .  
 
The set of model equations derived above are valid under conditions where the 
semiconductor is non-degenerate, that is for the range of substrate dopant 
concentrations ( 317315 105.1105.2 −− ≤≤ cmxNcmx sub ) investigated in this work. 
This is because the semiconductor surface is at, or close to, the flatband bias 
condition for the aforementioned range of Nsub [46] where the detailed explanation 
for the various physical mechanisms involved will be discussed in depth in 
Chapter 7. On the other hand, for very high substrate dopant concentrations, 
Fermi-Dirac statistics have to be used in place of the Maxwell-Boltzmann 
approximation in the model equations, but this is beyond the scope of the present 
thesis. The interface trap energy distribution ( itD  distribution) of as-fabricated 
MOS devices has been found to be a generally broad and flat U-shaped continuum 
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characterized by its midgap interface trap density, )(mgitD , with large itD  values 
occurring only near to the valence and conduction band edges [87]. Consequently, 
the value of itD  obtained from Eq. (5.13) will be expected to be close to )(mgitD  
for samples with the broad-based U-shaped itD  distribution. This is because the 
SCM dVdC /  measurement samples interface trap energy levels in the 
semiconductor bandgap that lies close to the surface Fermi level ( FsE ) for a 
particular dopant concentration as the surface potential is varied by the symmetric 
change of applied dc bias about the gate bias corresponding to the SCM 
dVdC / peak. The location of FsE  typically corresponds to energy locations 
around the flat portion of the U-shaped itD  distribution. 
  
In order to validate the above SCM theoretical model, conductance measurements 
(at varying gate bias and frequency) [74] to obtain the measured itD  energy 
distribution were performed on two oxide samples fabricated using furnace 
oxidation. One of the oxide samples was prepared by wet oxidation of silicon at 
600oC for 2 hours while the other sample was fabricated using dry oxidation at 
850oC for 7.5 minutes (to achieve an overlying oxide thickness of about 3 nm). 
The two oxide samples were subjected to an anneal step at a temperature of      
450oC in an ambient of 10 % H2 and 90 % N2 (forming gas) for 35 minutes. For 
the SCM measurements on the fabricated oxide samples, the experimental 
dVdC / characteristics were obtained by sweeping the tip-sample dc bias from     
–6 V to 6 V at a sweep rate of 2.4 V/s under an ac (frequency of 90 kHz) bias of 
0.2 V, using a Digital Instruments Dimension 3000 SCM. Figure 5.2 shows that 
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the calculated itD  value using the SCM theoretical model based on Eq. (5.13) 
matches very well with the )(mgitD  obtained from conductance measurements. 
Therefore this demonstrates the viability of using the FWHM  of a SCM 









Figure 5.2 : Comparison of itD  values calculated and extracted using the SCM 
theoretical model with that from conductance measurement 
 
Figure 5.2 shows that the itD  values obtained from the conductance measurements 
are insensitive to the oxidation process (dry or wet). The oxide interfacial quality 
of the sample prepared by dry oxidation is expected to be better due to the higher 
oxidation temperature. However, the presence of the hydrogen species (from 
water) in the wet oxidation process could passivate some of the dangling bonds at 
the 2SiOSi −  interface and hence reduce the interface trap density of the oxide 
sample prepared by wet oxidation. Furthermore the two set of samples were 
subjected to forming gas anneal which further reduces the interface trap densities 
and therefore the itD  values for the two sets of oxide samples prepared by the dry 
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characterization technique with spatial resolution of the order of 10 nm, the 
proposed model opens up possibilities for obtaining the spatial distribution of 
interfacial traps, for example along the channel of a MOS device The local 
interface trap density can vary along the channel as a result of strain induced by 
the source/drain regions in silicon-germanium MOS devices (results are described 
in the next Section 5.4). Additionally, the SCM is a very sensitive technique as the 
following example shows that the probe tip is actually sampling a single interface 
trap at a particular spatial location. For example in Fig. 5.2, )(mgitD  of the dry and 
wet oxides are approximately 1211105.1 −− eVcmx . Since the circular area on the 
sample that is probed by the SCM tip is about 2111026.1 cmx −  (assuming a probe 
tip radius of 20 nm), therefore the number of interface traps within the silicon 
bandgap ( eV1≈ ) that are probed is approximately 
2      to1     1 x  1026.1 x 105.1 1111 ≈−xx  interface trap charges.  
 
5.4 Measurement of the spatial distribution of interface 
trap density in strained channel transistors using the 
SCM theoretical model 
 
When the dimensions of the transistor channel length shrinks to below 100 nm, 
higher channel doping concentrations are needed to suppress the short channel 
effect (SCE) which results in the degradation of the effective mobility of channel 
carriers [88]. Silicon-germanium (SiGe) stressors in the source/drain (S/D) regions 
[89] of a p-channel silicon (Si) transistor have been widely used in strained Si 
technology by exerting compressive stress in the Si channel, thus reducing the 
hole effective mass [90] and improving the hole mobility and drive current. 
Although higher hole mobility can be obtained from a compressively strained 
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SiGe p-channel MOSFET (pMOSFET) as compared to a conventional pMOSFET 
with identical gate length, direct thermal oxidation of the SiGe layers result in a 
very poor quality oxide. Such an oxide has a high density of interface traps at the 
oxide-SiGe interface [91] which leads to mobility degradation of channel carriers. 
As a result, it is important to characterize the oxide-channel interfacial quality.  
 
It is physically impossible using the conductance measurement [74] to spatially 
obtain the local distribution of interfacial trap densities across the channel. This is 
due to the prior need to form metallized capacitor dots after thermal oxidation 
with diameters larger than the channel length of the MOSFET in order to achieve 
the required sensitivity for the conductance measurement. On the other hand, the 
SCM technique does not require any prior metallization on the oxide-
semiconductor sample as the conductive SCM probe tip itself functions as the gate 
electrode of the MOS structure during measurements. Given the small probe tip 
radius of 20 nm or smaller, the SCM can therefore spatially resolve, and obtain 
with nanometer spatial resolution, the interface trap density across the channel of 
the MOSFET. In the previous Section 5.3, using the correlation between the 
FWHM  of the dVdC /  characteristics and itD , a theoretical quantitative model 
which relates the changes in FWHM  to itD  has been developed to calculate the 
interface trap density directly from the SCM dVdC /  versus tipV  curve [64]. The 
model can be used to observe and understand the impact of process changes such 
as the variation in the mole fraction of Ge incorporated in the SiGe S/D stressors 
on the oxide-channel interface dielectric quality.  
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Figure 5.3 shows the schematic cross-sectional diagram of the strained channel 
transistor structure with the selective, epitaxially grown Si0.75Ge0.25 stressors (with 
a 25% mole fraction of Ge incorporated in the SiGe stressor) in the S/D regions. 
The SiGe stressors are grown at 600OC using disilane (Si2H6) and germane (GeH4) 
precursor gases, and chlorine (Cl2) is used to enable the selective epitaxial growth 
of the stressors. The bulk Si substrate dopant concentration of the strained channel 
transistor is about 1x1015 cm-3 with (001) surface orientation and the S/D direction 
is aligned along the [110] crystal direction with the average spacing between the 
Si0.75Ge0.25 S/D stressors at about 250 nm. In order to perform SCM dVdC /  
measurements, a thermal oxide was grown on the sample (with the transistor 
structure) by rapid thermal oxidation at 950OC for 45 s to achieve an overlying 
oxide thickness oxt  of about 3nm. Subsequently, after the oxidation process, the 
sample was subjected to a rapid thermal annealing step at a temperature of 1050OC 
in N2 ambient for 30 s. (The samples used in the SCM dVdC /  measurements 













The dVdC /  versus tipV  characteristics at different spatial locations across the 
channel region was obtained using a Digital Instruments Dimension 3000 SCM, 
by sweeping the tip-sample dc bias from –10V to 10V at a sweep rate of 2 Vs-1, an 
ac frequency of 90 kHz and an ac bias of 0.25 V. Figure 5.4 shows the typical 
dVdC /  versus tipV  characteristics at the center and at the S/D ends of the 
channel. The solid and dash lines are the corresponding fitted Gaussian curves to 
the experimental dVdC /  versus Vtip  characteristics. The figure shows an increase 
in the FWHM  (from 4.1 V to 5.8 V) and a shift of the value of tipV  corresponding 
to maximum dVdC /  (from –3.3 V to –5.7 V) for the dVdC /  characteristic at the 
S/D end of the channel. This indicates an increase in the interface trap density at 








Figure 5.4 : Typical plots of the dVdC /  versus tipV  characteristic at the center of 
the channel and near the S/D regions 
 
The insensitivity of the peak dVdC /  magnitude to the interface trap 
concentration could possibly be due to the inability of the interface traps to 
respond to the extremely high frequency of 915 MHz of the SCM resonant 
detector circuit as explained previously in Chapter 4. On the other hand, the 
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poorer interfacial quality of the oxide near the S/D regions could be explained by a 
number of different fundamental physical processes. Initially, due to the higher 
concentration of Si atoms as compared to the Ge atoms in the Si0.75Ge0.25 S/D 
stressors, the Si atoms are preferentially and selectively oxidized which leads to a 
pileup and formation of a Ge-rich layer at the oxide-Si0.75Ge0.25 interface [92] in 
the S/D regions. Subsequent diffusion of the Si atoms through the Ge-rich layer to 
the oxidation front to react with oxygen keeps up the formation of the SiO2 layer, 
thus ensuring that only Si is selectively oxidized during the entire oxidation 
process. Concurrently, during the oxidation process, Ge atoms also diffuse from 
the Si0.75Ge0.25 S/D stressors down a concentration gradient from the S/D stressors 
(with a high concentration of Ge atoms) into the channel region of the pMOSFET 
where there is a negligible concentration of Ge atoms. Likewise, due to the 
selective and preferential oxidation [92] of Si atoms at the channel region, a higher 
pileup of Ge atoms occurs at spatial locations closer to the S/D regions along the 
oxide-channel interface than those spatial locations at the center of the channel. As 
a result, incomplete oxidation occurs for most of the Ge atoms during the entire 
oxidation process. At the oxide-channel interface, the excess Ge atoms share three 
of the four valence electrons with their neighboring Ge atoms, with its fourth 
incomplete (unsatisfied) valence bond remaining neutral when empty and 
becoming positively charged after capturing a hole. Therefore, these trivalent Ge 
atoms with a dangling and incomplete valence bond behave electrically as hole 
traps. On the other hand, additional hole traps could also result from the trivalent 
Si atoms at the oxide-channel interface due to incomplete oxidation of the Si 
atoms or due to the generation and diffusion of vacancies in the silicon to the 
interface during oxidation. On the other hand, the lateral compressive stress 
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(which decreases with depth from the oxide-channel interface) and tensile strain 
(in both the vertical and gate width direction) in the channel is the largest beneath 
the oxide-channel interface [93]. Hence, in order to relieve the strain and stress at 
the oxide-channel interface, the weaker Ge-O bond in the Si-O-Ge bonds near or 
at the interface could be broken, thus leaving behind a “loose” Ge atom with 
dangling bond structure dispersed at the interface. In addition, the stress and strain 
at the oxide-channel interface could have also resulted in some Si dangling bonds 
at the interface. Therefore these different sources of structural defects (dangling 
bonds) account for the high density of interface states at the oxide-substrate 
interface at the channel region.  
 
Figure 5.5 shows the spatial distribution of itD , FWHM  and peaktipV ,  
corresponding to maximum dVdC /  at the center of the channel (corresponding to 
x = 0 nm) and for other spatial locations (in increments of 50 nm as measured 
from x = 0 nm) across the channel of 3 different p-channel MOSFETs. The itD  
values at different spatial locations were extracted from SCM measurements and 
calculated using the developed theoretical model. The calculated itD  value is 
close to the itD  value at midgap [64] and shows consistency over the 3 measured 
















Figure 5.5 : Spatial distribution of the itD  values, extracted from SCM 
measurements and calculated using the developed theoretical 
model, at the center of the channel (corresponding to x = 0 nm) 
and at other spatial locations in increments of 50 nm from x = 0 
nm. 
 
The magnitude of itD  at the oxide-channel interface is the lowest at the center of 
the channel (corresponding to x = 0 nm) and increases towards the S/D stressors. 
The extracted itD  is correlated with the corresponding FWHM  and peaktipV ,  
values as the latter two show similar increase with spatial locations from x = 0 nm.  
This is expected as the FWHM  is dependent on the interface trap density (seen 
from Eqs. (5.13) and (5.14)) and larger interface trap concentration at the oxide-
channel interface causes the peaktipV ,  value to shift towards a larger absolute value. 
From the earlier analysis, due to the concentration gradient by which Ge atoms 
diffuse from the Si0.75Ge0.25 S/D stressors into the oxide-channel interface, 
therefore the concentration of the Ge atoms decreases with spatial locations 
towards the center of the channel along the oxide-channel interface. Figure 5.6 
shows the TEM image of a device with a gate length of 50 nm and the 
corresponding energy dispersive X-ray spectroscopy measurements of Ge 















































concentration at different locations along the [110] channel direction. It is seen 
that the Ge concentration decreases from the S/D region towards the center of the 
channel. The concentration of the Ge atoms at the oxide-channel interface is the 
highest at spatial locations close to the Si0.75Ge0.25 S/D stressors where the 
corresponding lateral compressive stress and vertical tensile strain are the largest 
[93]. Hence there will be more broken or dangling bonds resulting from the higher 
concentration of Ge atoms and the need to relieve the higher stress and strain at 
spatial locations close to the S/D regions as compared to the center of the channel. 
Hence, this leads to the highest magnitude of itD  at the S/D regions as shown in 










Figure 5.6 : Germanium concentration, obtained from energy dispersive X-ray 
spectroscopy measurements, along the [110] channel direction at 
different locations “1” to “5” for one half of a strained channel 
transistor structure with the cross-section TEM image of the 
transistor as an inset. The transistor has a gate length of 50 nm. 
 
In ref [94], the itD  values of a strained channel MOSFET device (with a strained-
Si thickness of 3.7 nm and gate oxide thickness of 6.5 nm) characterized by C-V 
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and conductance measurements was found to be in the 1214101 −− eVcmx  range, 
which is of comparable magnitude to the extracted itD  of the strained transistors 
considered in this work. Despite the high itD , the device still shows a reasonable 
drain-current versus gate voltage characteristic, with an estimated subthreshold 
swing >100 mV/decade. In practical working devices, the interface trap density is 
expected to be lower as a forming gas anneal step is typically carried out after gate 
oxidation. The reason why such an anneal step was not carried out is because the 
devices used in this work are test structures which have not undergone the entire 
fabrication process flow. 
 
The carrier mobility μ is given by μ = (q<τ>)/m*, where q is the electronic charge, 
<τ> is the average scattering time between events and m* is the carrier effective 
mass. Interface traps, acting as hole traps, at the oxide-channel interface can 
substantially reduce the hole mobility in the pMOSFET by initially trapping some 
of the mobile holes in the channel, thereby reducing the amount of holes that are 
transported through the channel. In addition, the trapped holes at the dielectric-
channel interface become scattering sites, which lead to Coulomb repulsion of 
mobile holes in the channel. Coulomb scattering decreases the average scattering 
time <τ> and hence degrades the mobility of the remaining free holes in the 
channel. When the density of interface traps increases, there will be more 
Coulomb scattering of the mobile holes in the channel, thus further decreasing <τ> 
and the hole mobility. Therefore the presence of high itD  at the oxide-channel 
interface can lead to severe mobility degradation of the channel carriers. Figure 
5.5 suggests that the mobility degradation effect on the channel carriers is the least 
at the center of the channel where the magnitude of itD  is comparatively the 
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lowest as compared to spatial locations near the S/D regions where there are 
increased scattering of channel carriers due to higher itD . Therefore, the 
nanometer spatial resolution capability of the SCM enables the measurement of 
itD  at different spatial locations across the channel of a transistor, which allows 
indirect qualitative monitoring of the Coulomb-limited mobility due to interface 
trap scattering at different spatial locations across the channel. Furthermore, SCM 
enables the impact of process changes on the oxide-channel interfacial dielectric 
quality to be observed as devices further scale down. 
 
Figure 5.5 shows that the average oxide-channel interface trap density at the 
center of the channel is about 141027.3 x 12 −− eVcm . Another similar strained Si 
sample with SiGe S/D stressors (results not shown), but which did not undergo the 
post-oxidation rapid thermal annealing step in N2, has its dVdC /  versus Vtip  
characteristic measured at the center of the channel for 3 different devices. Results 
on these un-annealed devices give a mean value of FWHM  and peaktipV ,  at 
483.4 V and 965.4− V , respectively. Using the developed theoretical model, the 
calculated average itD  at the oxide-channel interface in the middle of the channel 
is about 141061.5 x 12 −− eVcm  for the un-annealed device. Therefore by comparing 
with the itD  value at the center of the channel for the annealed sample (in Figure 
5.5), it shows that post-oxidation annealing at a high temperature of 1050OC 
reduces the density of interface traps at the oxide-channel interface by about two 
times. The annealing process could reduce the interface trap density by rendering 
dangling bonds electrically inactive. However, as the annealing process was 
conducted at a high temperature of 1050OC for 30 s, it may have caused further 
 135
diffusion of Ge atoms from the Si0.75Ge0.25 S/D stressors into the oxide-channel 
interface. The newly arrived Ge atoms at the oxide-channel interface forms new 
interface traps that were not eliminated during the short duration annealing 
process and hence reduces the effectiveness of the anneal step. As a result, a high 
concentration of the interface traps is still present and remains at the oxide-
channel interface after post-oxidation annealing. Thus, the mobility enhancement 
effect on the channel carriers in a strained Si surface channel could be nullified by 
the increased Coulomb scattering by a high density of interface traps.  
 
5.5 Summary  
 
In this chapter, a theoretical model is proposed for obtaining the interface trap 
density directly from the spread of the differential capacitance dVdC /  
characteristic in SCM measurements. The SCM theoretical model was used to 
extract, with nanometer spatial resolution, the spatial distribution of itD  across the 
channel of a transistor with silicon-germanium stressors. Calculations show that 
itD  increases outwards from the center of the channel with the highest value close 
to the source and drain regions. It is therefore expected that the mobility 
degradation of mobile channel carriers due to Coulomb scattering by interface 








DOPANT PROFILE EXTRACTION FROM 
SCANNING CAPACITANCE MICROSCOPY 




This chapter and the next describe investigations of the SCM technique for dopant 
profiling and dopant concentration extraction on both deep (junction depth of 
about 1.2 μm) and shallow p-n junctions (junction depth ≤ 110nm). A more 
accurate approach to dopant extraction using combined inverse modeling and 
forward simulation of scanning capacitance microscopy (SCM) measurements was 
performed on the deep p-n junctions. The approach takes into account the essential 
physics of minority carrier response to the SCM probe tip in the presence of lateral 
electric fields due to a p-n junction. In addition, a theoretical model for directly 
converting measured SCM CΔ  values into dopant concentrations was developed 
for the shallow p-n junctions. The calculated (extracted) dopant profile from the 
model was compared with the dopant profile obtained from SIMS and it was 
found that the match was not good. Subsequently, the model was improved by 
taking into consideration the deep depletion effect which affected the measured 
SCM CΔ  values. The dopant profile extracted from the analytical model could 




6.2 Preparation of the deep p-n junction samples 
 
The deep p-n junctions used in the SCM measurements were fabricated on a n-
type wafer with a base doping of 1x1015 cm-3. The n-type wafer was ion implanted 
at 7o tilt with boron atoms to a dosage of 1x1013 cm-2 at an energy of 300 keV. 
Finally, the wafer was rapid thermal annealed at 1030oC for 30 seconds to activate 
the dopants. In order to perform the SCM measurements, a small piece of the 
wafer containing the p-n junction was cleaved using a diamond scriber. Next, 
RCA 1 and 2 cleaning procedures were used to remove the organic and inorganic 
contaminants on the sample as described in Section 4.2. After the RCA1 and 
RCA2 cleaning process, the sample was dipped in 10% HF for about 20 to 30 
seconds in order to remove the unintended oxide layer originally on the sample 
surface. In order to ensure that the unintended oxide layer on the sample was 
completely removed, no droplets of the HF solution should reside on the sample 
surface. Otherwise, the HF dips must be repeated until no droplets of the HF 
solution remained on the sample surface when the sample was brought out of the 
HF solution. This was followed by a DI water rinse of the sample for another 20 
minutes. Next, the sample was blown dry using dry nitrogen gas (N2). SCM 
measurements carried out on deep p-n junction samples (junction depth of about 
1.2 μm) with an overlying low temperature thermal oxide are described next.  
 
Differential capacitance (dC/dV) measurements from Section 4.7 shows that the 
use of hydrogen peroxide solution and ultra-violet (UV) light irradiation to grow 
the overlying oxide will greatly improve the sensitivity of the SCM measurements 
and the overall shape of the dC/dV curves. The cleaned sample was immersed in 
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hydrogen peroxide solution for about 20 minutes at room temperature followed by 
blowing it dry with dry nitrogen gas. In order to ensure that there was good 
electrical contact between the sample and the metal chuck of the AFM probe 
station, the side opposite to the surface that was to be grown with the low 
temperature oxide was coated with silver paint and quickly attached to a metal 
disk. Subsequently, the sample on the metal disk was placed on the hot plate to 
grow the low temperature oxide. In order to prevent thermal shock, the 
temperature of the hot plate was ramped up from an initial 19oC to a temperature 
which was fairly stable and fluctuating between 325oC to 350oC. The entire 
ramping process took about 30 minutes. Next, the sample attached on the metal 
disk was left on the hot plate for about 30 minutes to grow the low temperature 
oxide for SCM measurements. During the 30 minutes when the sample was heated, 
it was illuminated with UV light. During the heating process, the silver            
paint attaching the sample to the metal disk will harden to ensure good electrical 
contact. Finally, after 30 minutes the sample was quickly removed from the hot 
plate. 
 
6.3 Inverse modeling of SCM data from deep p-n 
junctions using the ratio calibration method 
 
An accurate approach to dopant extraction, which incorporates the essential 
physics of the minority carrier response to the SCM probe, especially in the 
depletion region due to the presence of the lateral electric field within the p-n 
junction, was applied on the deep p-n junctions (junction depth of about 1.2 μm). 
The approach uses combined inverse modeling and forward simulation which is 
based on MEDICI, a two-dimensional (2-D) numerical device simulator [41]. The 
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numerical device simulator solves the Poisson’s equation and the two carrier 
continuity equation corresponding to dc and small signal ac bias. Therefore it is 
able to simulate the majority and minority carrier response to the SCM signal in 
the depletion region of the p-n junction and thus leading to more accurate dopant 
profile extraction. 
 
Figure 6.1 shows the mesh structure used to model the tip, oxide and the deep p-n 
junction sample in MEDICI. The left most side of the mesh is the 3 nm thick 
oxide and the tip of the SCM probe is modeled as a circular tip moving along the 
left vertical axis and is always in contact with the mesh structure designated as the 
oxide layer. The mesh structure also shows that the mesh spacing on the left side 
of the mesh structure is finer and gradually increases towards the right as the left 
hand side of the grid is more important because the tip is interacting with the 
sample. On the other hand, in order to better model the fringing effects of the tip-
sample interaction, a very fine region of mesh (depicted by the black band as 
shown in Figure 6.1) always surround the tip. The p-n junction is modeled as a 
theoretical half gaussian dopant profile with the upper half of the mesh 
corresponding to the boron implanted p-region and the lower half of the mesh 
















Figure 6.1 : Mesh structure for modeling in MEDICI 
 
The forward simulation provides a platform for understanding the effects of the 
sample quality (i.e., the oxide fixed charges and various types of interface states) 
on the SCM measurement and subsequent dopant profile extraction. The forward 
simulation of the SCM measurements on the p-n junctions at different spatial 
locations along the p-n junction using the MEDICI program is automated using a 
loop structure where different values of oxide fixed charges ( FN ) and interface 
trap densities ( itD ) are simulated at different iterations. In the SCM measurements, 
the p-n junction sample is biased by the probe tip dc bias ( GV ), which is used to 
sweep the surface beneath the probe from accumulation to inversion. Due to the 
very high frequency of 915 MHz of the SCM resonant detector circuit used to 
obtain the experimental CΔ  signal, high frequency C-V curves are observed in 
the p and n bulk regions where the majority carriers can effectively respond to the 
applied ac bias. On the other hand, the low frequency C-V response in the 
depletion region of the junction is due to the ample supply of minority carriers 






applied ac signal bias. For the SCM measurements, the substrate was biased at a 
dc voltage of -0.25 V (corresponding to a tip bias of 0.25 V) and an ac bias of 
5.0±  V amplitude. Figure 6.2 shows the measured ΔC profile where the units of 
the measured ΔC profile is in volts (V) as this is taken from the output of an ultra-
high-frequency (UHF) resonant detector circuit, operating at a frequency of 915 
MHz, connected to the SCM probe tip. In the simulations, a circular cobalt tip of 
25nm radius was used to simulate the effect of the actual SCM probe used in the 
measurements. The probe-to-substrate CΔ  signal, at a particular spatial location 
of the p-n junction sample, was calculated as the difference in capacitance at a 
total probe tip bias (dc plus ac) of 0.75 V and –0.25 V. Figure 6.3 shows the 
simulated CΔ  profile for various values of oxide fixed charges ( FN ) and hole 
acceptor interface trap densities ( itD ) in the oxide layer of the one dimensional 
(1D) p-n junction sample together with the measured CΔ  (in arbitrary units) 









Figure 6.2 : Experimental SCM CΔ  profile for the deep p-n junction 
 
 
























Figure 6.3 : Forward simulation of CΔ  profile for different values of FN and itD  
 
Therefore in order to convert the CΔ  values at each spatial locations along the p-n 
junction into dopant concentration at that point by inverse modeling using 
MEDICI, it is necessary to find a suitable calibration factor to convert the raw CΔ  
values into units of Farads per micron ( 1−mFμ ).  
 
Using the ratio calibration method [42], a ratio r is first calculated from the SCM 










Δ=              (6.1) 
where peaknC −Δ is the peak height on the n-side and peakpC −Δ is the peak height on 
the p-side in the measured CΔ  profile of the 1D p-n junction as shown in     
Figure 6.3. 
 
This is followed by using forward modeling to obtain a simulated CΔ  profile with 
a ratio r that is close to that of the measured CΔ  profile by varying four different 
parameters in the simulation such as the peak doping on the more highly doped 
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side (p-side in this case, peakN ), half width (or sigma, σ ) of the gaussian p-side 
peak, FN  and itD . This will serve as an initial guess for refinement during 
subsequent inverse modeling optimization and extraction of the dopant profile that 
is based on the same device simulator as the forward simulation. The interface 
traps are assumed to form a uniform distribution of energy states in the silicon 
band gap. It was found that for this p-n junction sample, the hole acceptor 
interface states (PAcceptor in Figure 6.4 shown later) provide the best matching of 
the calculated and experimental CΔ  profiles. However, depending on the quality 
of the grown oxide, other types of interface states may provide a better match. 
Varying the oxide fixed charge and interface state densities causes shifts in the ΔC 
profile, alters the shape/slope of the simulated ΔC profile over the depletion region 
and also changes the ΔC value on the lowly doped side of the p-n junction. This 
corresponds to changes in the local C-V curves at each spatial location along the 
p-n junction induced by the oxide bulk and interface charges.  
 
After obtaining a simulated CΔ  profile with a ratio r that is close to that of the 
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1 Δ
Δ=          (6.2) 
 
The SCM measured CΔ  profile is calibrated by multiplying the measured CΔ  
values (in arbitrary units) with the value of 1k  in Eq. (6.2) in order to convert the 
measured CΔ  values into the appropriate unit ( 1−mFμ ). The calibrated measured 
CΔ  then becomes the target profile to be matched via inverse modeling using the 
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in-built optimizer in the MEDICI device simulator. The simulated CΔ  profile 
with a ratio r close to that of the measured CΔ  profile will be used as the starting 
(initial) profile for inverse modeling. Throughout the inverse modeling 
optimization procedure, the four parameters ( peakN ,σ , FN and itD ) will be varied 
for each iteration and the corresponding simulated CΔ  values at 20 different 
spatial locations along the p-n junction will be calculated at each iteration. The 
optimizer will calculate the root mean square error (RMS) between the simulated 
CΔ  profile and the target measured CΔ  profile at the 20 different spatial 
locations and correspondingly adjust the 4 different parameters in order to reduce 
the RMS error. The inverse modeling procedure will terminate when the RMS 
error between two consecutive iterations become smaller than some specified 
value and the dopant profile corresponding to the parameters at the final iteration 
will give rise to the final dopant profile extracted by the optimizer from inverse 
modeling. 
 
Figure 6.4 shows the ΔC profiles obtained using the ratio calibration method and 
inverse modeling optimization. It is seen that the ΔC profile at the 104th iteration 
of the inverse modeling optimization comes quite close to the target or measured 
ΔC profile over the different regions of the p-n junction. On the other hand, the 
solution at the 74th iteration is also presented to show that there is very little 
change in the extracted dopant profiles between the 74th and 104th iterations. The 
dopant profile extracted at the 104th iteration from the inverse modeling also 











Figure 6.4 : Inverse modeling for the SCM experimental CΔ  curve showing the 
target CΔ , initial CΔ  and the CΔ  profiles at the 74th and 104th 
iterations 
 
6.4 Preparation of the shallow p-n junction samples 
 
The four different shallow p-n junctions of varying junction depths (110 nm or 
less) were prepared with prior pre-amorphization implant with germanium at 
different implant energies before ion-implantation with boron at 0.5 keV with a 
dosage of 1x1015 cm-2 into an n-type substrate. The boron dopants typically 
diffuse into the n-type substrate by an interstitial mechanism. Therefore a higher 
pre-amorphization implant energy of germanium enables a deeper junction depth 
of the shallow p-n junction to form as the boron dopants are able to diffuse deeper 
into the bulk of the n-type substrate through a thicker amorphous layer by 
interstitial diffusion. Table 6.1 summarizes the implant energy and dosage for 















































Table 6.1 : Different implant energy and dosage for p-n junction samples A to D 
 
The four shallow p-n junction samples were next subjected to rapid thermal 
annealing at 1080oC under a fast ramp rate of 250oCs-1 to activate the boron 
dopant. In order to achieve a smooth edge for subsequent SCM profiling of the p-n 
junction, the samples were sent for precision cleaving. Subsequently, the cleaved 
samples underwent RCA1 and RCA2 clean to get rid of organic and inorganic 
contaminants before etching off the native oxide with 10% HF. An oxide of about 
3 nm thickness (measured with the ellipsometer) was grown using wet oxidation at 
a low temperature of 600oC for 30 minutes, as compared to conventional oxidation 
processes (at temperatures of around 850oC to 900oC), to minimize dopant 
redistribution. After the oxide layer with the targeted thickness was grown, the 
samples were subjected to forming gas (10% H2 and 90% N2) anneal at a 
temperature of 450oC for 35 minutes to improve the oxide interfacial quality. In 
this chapter, the p-n junction sample A with the deepest junction depth (as 
compared to the other samples) was first investigated. This was followed by SCM 





Germanium Boron P-N 
Sample Implant Energy (keV) Dosage (cm-2) Implant Energy (keV) Dosage (cm-2)
A 20 1x1015 0.5 1x1015 
B 10 1x1015 0.5 1x1015 
C 5 1x1015 0.5 1x1015 
D 2 1x1015 0.5 1x1015 
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6.5 Analytical model for direct conversion of SCM ΔC 
value into dopant concentration 
 
The maximum capacitance of the MOS capacitor structure (formed by the metallic 
probe tip, overlying oxide and semiconductor substrate) occurs when the capacitor 






ε==max             (6.3) 
where oxε  is the silicon dioxide (SiO2) dielectric constant and oxt  is the thickness 
of the oxide layer. 
 






ε=               (6.4) 






ψε2= , sψ  is the surface band bending, sε  is the silicon dielectric 
constant, q is the electronic charge and subN  is the substrate dopant concentration. 
 
On the other hand, for a high frequency C-V curve, the semiconductor capacitance 
saturates at a minimum value in inversion where the depletion width maximizes at 












Tk l== φψ             (6.5) 
where Bk  is the Boltzmann’s constant, T  is the temperature, bφ  is the bulk 
potential and in  is the intrinsic carrier concentration.  
 






φε4=              (6.6) 
 
Therefore the semiconductor capacitance of the MOS capacitor when it is biased 






ε== min,             (6.7) 
 






C +=min  



























=              (6.8) 
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In order to convert the measured SCM CΔ  values into dopant concentrations, it is 
necessary to use an appropriate theoretical model. One simple theoretical model is 
derived by considering the difference between maxC  in Eq. (6.3) and minC in      Eq. 
(6.8).  
 
minmax CCC −=Δ  
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Tk l== φψ  is given by         Eq. 
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Therefore Eq. (6.11) shows that the dopant concentration subN  at every spatial 
location is inversely proportional to 2CΔ . However, the unit of the measured 
SCM CΔ  value is arbitrary whereas the unit of oxC  is in 2−Fcm . Therefore the 
measured CΔ  values must be multiplied with a calibration factor, k given in     Eq. 
(6.12), to convert the measured CΔ  values into the appropriate unit of 2−Fcm . 
 
)0 at x location  spatial at the measured(




Ck      (6.12) 
where x = 0 is taken to be the spatial location of the peak dopant concentration at 
the p-side of the p-n junction sample. 
 
The value of the peak dopant concentration at the p-side of the p-n junction, 
hisubN , , used for calculating the CΔ  value in the numerator of Eq. (6.12) can be 
determined by using TSUPREM4 simulation [95], which models the process 
conditions of the shallow p-n junction. From TSUPREM4 simulation, the 
substrate dopant concentration at the highly doped p-side can be determined, as 
shown in Figure 6.5, by plotting the dopant concentration against depth across the 
shallow p-n junction. The spatial location at x = 0 μm corresponds to the peak 
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concentration on the p-side as calculated from the simulation. By comparing the 
dopant concentration obtained from TSUPREM4 simulation with the SIMS profile 
for the shallow p-n junction in Figure 6.6, it is seen that the substrate dopant 
concentration at the highly doped p-side ( hisubN , ) can be determined accurately. 
Therefore the peak concentration on the p-side as calculated from TSUPREM4 
simulation (at spatial location, x = 0 μm) agrees well with the SIMS peak dopant 
concentration (at spatial location, x = 0 nm) and this provides justification for 
using TSUPREM4 in obtaining the calibration factor k. From Eq. (6.6), TW  at 














W lε=         (6.13) 
 
Using Eqs. (6.9) and (6.13), the calCΔ  value corresponding to the peak dopant 
concentration at the p-side of the p-n junction can be calculated. The calibration 
factor k will be determined by dividing this calculated calCΔ  value with the 
measured 0| =Δ xmeasuredC  value corresponding to the spatial location where x = 0. 
Therefore Eq. (6.11) which is used to convert the measured CΔ  value into dopant 















        (6.14) 
where measuredCΔ  are the measured SCM raw CΔ  values and k is the calibration 









Figure 6.5 : Plot of dopant concentration against depth using the TSUPREM4 









Figure 6.6 : Plot of the SIMS dopant concentration against depth for Sample A 
 
Figure 6.6 shows two SIMS plots of dopant concentration versus depth measured 
at two different locations on the shallow p-n junction sample (denoted as Sims 1 
and Sims 2). The two dopant profiles match closely with each other, and the 
junction depth is estimated at about 100 nm where the doping concentration of the 
more lowly doped n-side is around 5x1015 cm-3. However by comparing Figs. 6.5 
and 6.6, the depth of the dopant profile from the TSUPREM4 simulation (about 
30nm) is shallower as compared to the dopant profile from the SIMS measurement 













































at about 70nm. This is because the TSUPREM4 simulation did not take into 
account the additional interstitial diffusion effect due to the pre-amorpized 
germanium layer which further aids the diffusion of the boron atoms during the 
rapid thermal anneal of the p-n junction. Therefore the dopant profile from the 
TSUPREM4 simulation shows a shallower dopant profile as compared to the 
SIMS profile. Figure 6.7 shows the measured SCM dopant profile obtained using 
the theoretical model in Eq. (6.14). Compared to the SIMS dopant profiles, it is 
observed that the extracted dopant concentration from the measured SCM CΔ  
values starts to deviate significantly from the SIMS measurements for dopant 
concentrations below 319101 −cmx . This shows that the simple theoretical model of 
just taking the difference in the capacitance at accumulation and inversion and 










Figure 6.7 : Comparison of the extracted SCM dopant profile from the theoretical 
model with the SIMS dopant profile for Sample A 
 
One of the more important effects on the measured SCM CΔ  values that was not 
taken into consideration for the simple theoretical model is the deep-depletion 
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effect on the measured CΔ  values. The deep-depletion effect must be considered 
in the theoretical model in Eq. (6.14) as the sweep rate of 2.4 1−Vs  of the applied 
voltage between the probe tip and sample during the SCM CΔ  measurements is 
much faster than the typical 10 to 50 1−mVs  needed for equilibrium to be 
established during conventional C-V measurements. In addition, one of the 
physical factors that could cause deep depletion at low dopant concentration 
(below 319101 −cmx ) is the slower generation of minority carriers at low doping 
concentration as compared to the faster generation rate at high doping 
concentration [96]. Equation (6.15) shows that the intrinsic carrier concentration 
( in ) is directly proportional to the minority carrier generation rate and Figure 6.8 
shows that the experimental and calculated values of in  increases exponentially 
with doping concentration. 
 
The minority generation rate U  is related to in  as follows : 
 
o
inU τ2−=            (6.15) 
















Figure 6.8 : Plot of intrinsic carrier concentration against the dopant concentration 
for silicon.           indicates experimental value of Vol’fson and 
Subashiev [97];   indicates calculated values of Mock [98-99];        
indicates calculated values of Van Overstraeten et al. [100]; Solid 
circles indicates experimental values of Slotboom and deGraaf [101]. 
 
Therefore due to the faster generation rate of minority carriers at higher dopant 
concentrations, which provides a source of additional charges to follow the sweep 
rate of the voltage bias, charge neutrality can be maintained without creating a 
larger depletion width by repelling away the majority carriers. In addition, due to 
the physical bandgap narrowing effect which occurs at higher dopant 
concentrations [96], the generation of minority carriers is further enhanced at 
higher dopant concentrations due to a larger in  as compared to the generation of 
minority carriers at lower dopant concentration where this effect is diminished as 








Vci −=          (6.16) 
where cN  is the effective density of states for the conduction band, vN  is the 
effective density of states for the valence band and gE is the bandgap of the 
semiconductor. 
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Equation (6.16) shows that when the temperature T  is kept constant, in  has a 
negative exponential relationship with the bandgap energy gE . Both cN  and vN  
are temperature dependent and have a 2
3
T  dependence. Consequently, at higher 
dopant concentrations, the bandgap narrowing effect causes a reduction in gE  
which will lead to an increased generation rate of the minority carriers. Hence at 
low doping concentrations, with the combined effect of slower generation of 
minority carriers and absence of bandgap narrowing effect, the lowly doped 
semiconductor goes into deep depletion easily. As a result, Figure 6.9 shows that 
for a lowly doped semiconductor, there is an apparent discrepancy between the 
measured min,deepoxdeep CCC −=Δ  and the calculated min,invox CCC −=Δ  value 
which causes a serious source of error in Eq. (6.14) for calculating the dopant 
concentrations at each spatial location. Hence an improved model taking into 

























In order to incorporate the deep-depletion effect into the theoretical model, it is 
necessary to first calculate the total capacitance across the MOS capacitor, which 
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+=            (6.17) 
 
In the depletion bias region, using the delta-depletion approximation, the 
semiconductor surface charge, sQ  consists of the space charge region bulk charge, 
dsubB WqNQ −= , and the inversion charge NQ  and is given by 
 
dsubNBNs WqNQQQQ −=+= )(         (6.18)     
 
The applied gate voltage gV  is related to the surface band bending sψ  for an ideal 
p-type substrate MOS capacitor (ignoring oxide charges and workfunction 











V ψψε +=+ 2                    (6.19) 
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From the expression of the total capacitance C  in Eq. (6.17), using Eq. (6.19) and 
the expression of dW  from Eq. (6.4), the total capacitance of the MOS capacitor in 






















        (6.21) 
 
For a totally deep-depleted VC − curve, where the sweep rate is very fast such 
that a negligible amount of inversion charge is thermally generated, NQ  can be 
assumed to be zero. Differentiating the expression of C  in Eq. (6.21) for a totally 
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Expressing the applied gate voltage gV  in terms of gradient of the VC −  curve, 
which is 
gdV



















εε −=          (6.23) 
 
Equation (6.23) is used to obtain the value of gV  corresponding to the gradient of 
the VC −  curve due to deep depletion when the incremental sweep of the gate 
voltage on the MOS capacitor is carried out at a very fast rate such that there are 
insufficient generated minority carriers for the inversion layer to form. Therefore 
the depletion layer dW  in the space charge region of the MOS capacitor increases 
beyond the depletion layer width TW  at the onset of inversion. The overall 
capacitance of the MOS capacitor in deep depletion decreases below the minimum 









Tk l== φψ ). 


















Hence the value of minC  in Eq. (6.8) is not given by the minimum capacitance 
value at inversion, min,invC  as derived in Eq. (6.24) (without considering the deep- 
depletion effect). Instead, when the MOS capacitor is biased into deep depletion, 
the corresponding minimum capacitance value min,deepC , when the gradient of 
deep-depleted VC −  curve is zero (see Fig. 6.9), is at a value which is lower than 
min,invC  from Eq. (6.24). Therefore if the deep-depletion effect is taken into 
account, CΔ  from Eq. (6.9) for which the theoretical method is based on is given 
by 
 
min,deepox CCC −=Δ            (6.25) 
 
However from Eq. (6.23), it is seen that the corresponding gate voltage deepV , 
corresponding to min,deepC  at 0=
gdV
dC , cannot be solved analytically as this 
corresponds to a singularity value when 0=
gdV
dC  in Eq. (6.23).  
 
In fact, the value of deepV  corresponding to 0=
gdV
dC  is the gate voltage bias gV  at 
the onset of the return to equilibrium when the inversion (minority) charges starts 
to contribute to the overall capacitance of the MOS capacitor. Initially, as the 
sweep rate of the SCM CΔ  measurements is very high, therefore the minority 
carriers could not be thermally generated sufficiently to form an inversion layer to 
shield the bulk of the substrate. Therefore the majority carriers are repelled by the 
increasing positive gate bias, thus exposing more ionized acceptor charges (to 
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balance the positive charges on the gate), which further reduces the overall 
capacitance of the MOS capacitor and causes it to drop below the equilibrium 
value of min,invC . Initially, the MOS capacitor in the deep-depletion state could not 
return to an equilibrium state due to the slow generation rate of the minority 
carriers. However, after a certain duration when the gate bias is swept to a very 
large positive value at deepV , it will attract the minority carriers (electrons) in the 
bulk of the substrate to drift to the 2SiOSi −  interface in sufficient numbers to 
form an inversion layer to shield the bulk of the substrate. In addition, the 
generation rate of the minority carriers is the highest for a totally deep-depleted 
surface. This process causes the overall capacitance of the MOS capacitor to 
increase and return to its equilibrium value of min,invC . Therefore, by taking into 
account of the physical process where an appreciable number of minority carriers 
start to drift to the 2SiOSi −  interface at the large voltage bias of deepV , the MOS 
capacitor in the deep-depletion state will return to an equilibrium condition. 
 
Henceforth, the value of deepV  derived for the rest of the equations in this chapter 
will denote the gate bias, gV  corresponding to 0≈
gdV
dC  (close to the turning point 
of the 
gdV
dC  curve where the gradient of the deep depleted VC −  is almost flat). 
This value of deepV  is also close to the value of gV  at the onset of return to the 
equilibrium condition at which 0=
gdV
dC .  
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From Eq. (6.22), the value of 
gdV
dC , or slope of the VC −  curve, corresponding to 










=           (6.26) 
 
On the other hand, at deepg VV = , 0≈
gdV
dC . Therefore for deepg VV ≤≤0 , 
gdV
dC  can 










=  for 10 ≤≤ n         (6.27) 
 
The variable n is dependent on gV  and has values between 1 and 0. The value of 
the gradient of the VC −  curve is the largest at 0=gV , where 1=n , and it 
decreases monotonically (as gV  increases) until 0≈
gdV
dC  at deepg VV =  
corresponding to 0=n .  
 
Substituting the expression of 
gdV
dC  in Eq. (6.27) into Eq. (6.23) allows gV  to be 














      (6.28) 
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Hence sψ  in Eq. (6.20) corresponding to deep-depletion bias can be expressed (by 































































subsiε         (6.29) 
 
For a p-type semiconductor when biased into deep depletion and inversion, the 
corresponding values of sψ  are positive. From Eq. (6.29), by inspection it is seen 
that when 1=n , 0=sψ  and for values of 10 << n , 0>sψ  which is consistent 
with the sign convention for the band bending of a p-type semiconductor. The 
value of subN  in Eq. (6.29) can be determined by using TSUPREM4 simulation as 
described earlier. From the TSUPREM4 simulation, it is seen previously that the 
peak dopant concentration at the highly doped p-side, hisubN , , can be determined 
accurately and sψ  from Eq. (6.29) corresponding to the value of deepg VV =  (at a 



















εψ         (6.30) 
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The value of hisubN ,  (peak doping at p-side) is used in the determination of deeps,ψ  
in Eq. (6.30) since it is the only accurate and readily obtainable value of subN  that 
can be obtained from TSUPREM4 simulation (see Figs. 6.5 and 6.6) using the 
known process conditions of the shallow p-n junction. 
 
By substituting the expression of deeps ,ψ  from Eq. (6.30) into Eq. (6.14), but 
replacing bφ4  by sψ2  ( deeps,2ψ= ) in Eq. (6.14), the extracted dopant 
concentrations subN  from the improved theoretical method, taking deep-depletion 




























N       (6.31) 
where k is the calibration factor. 
 
Although the above equation is dimensionally consistent, the prior derivation does 
not provide any clear indication in the determination of the value of n 
corresponding to deepg VV =  where min,min deepCC =  for which the corresponding 
value of n is 0 (corresponding to 0≈
gdV
dC ). Furthermore from Eq. (6.30), at 0=n , 
the corresponding value of deeps,ψ  is indeterminate which will invalidate the 
theoretical method. In reality, when the electric field in the semiconductor reaches 
the avalanche breakdown field at a very large gV , electron-hole pairs will be 
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created by impact ionization which will create a large source of minority carriers 
to follow the sweep rate. Therefore, the capacitor will not be biased into deep 
depletion anymore but its capacitance will saturate at a value brC . However, by 
expressing the theoretical equations in a closed form expression allows further 
mathematical analysis to be performed in which a reasonable value of n can be 
obtained. A reasonable value of n can be obtained by first considering the 
curvature of the 
gdV
dC  curve, obtained by squaring Eq. (6.22) and taking its 


















−=          (6.32) 
 
Substituting the expression of 
gdV


















−=           (6.33) 
 
From Eq. (6.33), it is seen that 2
2
gdV
Cd  is proportional to 5−oxt and 
22 )( −subN  which 
could be physically explained by the fact that a more highly doped semiconductor 
would have a higher number of majority carriers which reduces the depletion layer 
width and makes it harder for the semiconductor substrate to deplete. In addition, 
a thicker oxide layer will effectively reduce the electric field strength in the 
substrate (as the gate voltage divides between the oxide and the semiconductor) 
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and thus reduces the repulsive force on the majority carriers, similarly reducing 
the depletion layer width which makes it harder for the substrate to go into deep 
depletion. Hence for a more highly doped semiconductor with a thicker oxide 
layer, the tendency for the semiconductor to go into deep depletion will be 
diminished and hence the curvature of the 
gdV
dC curve will be reduced as seen from 
Eq. (6.33). On the other hand, from Eq. (6.33), it seen that 2
2
gdV
Cd  is proportional to 
3
5
n  and by definition, a smaller value of n corresponds to a smaller gradient of the 










Cd . Therefore at 
2
1=n , the 
gdV
dC curve is relatively flat as the curvature is about 30% of the 
curvature of the 
gdV
dC curve at VVg 0=  where the 
gdV
dC curve is the steepest. 
Hence 
2
1=n  is chosen and used in Eq. (6.31). 
 
The CΔ  versus depth x  plot (with x as one of the spatial dimensions of the 
exposed p-n junction surface) was obtained by applying a fixed probe tip DC bias 
of -1 V (corresponding to a substrate bias of 1 V) and a small AC bias of ± 0.7 V 
amplitude using a Digital Instruments Dimension 3000 SCM. Figure 6.10 below 
shows 3 different sets of extracted SCM dopant profiles using Eq. (6.31) taken at 3 
different line locations (denoted as SCM 1, SCM 2 and SCM 3) across the p-n 
junction of Sample A and taking the deep-depletion effect into consideration. The 
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extracted dopant profiles from the theoretical model show consistency for the 3 









Figure 6.10 : Comparison of the extracted SCM dopant profiles from 3 different  
measurement locations of Sample A using the improved theoretical 
model (with deep depletion included) with the SIMS dopant profile 
 
6.6 Inverse modeling of SCM data from shallow p-n 
junctions using the ratio calibration method and 
analytic model 
 
Figure 6.10 verifies the validity of the developed SCM analytical model (taking 
the deep depletion effect into consideration) by comparing with the measured 
SIMS profile of p-n junction sample A and shows that the analytical model is 
suitable for use in SCM dopant profiling. However, the theoretical analytical 
model does not incorporate the essential physics of the minority carrier response 
to the SCM probe, especially in the depletion region due to the presence of the 
lateral electric field from the p-n junction. Therefore a more accurate approach to 
dopant extraction, which uses the combined inverse modeling and forward 
simulation, based on MEDICI, a two-dimensional numerical device simulator 
described in Section 6.4, is considered.  






















 SCM 1 with Deep Depletion
 SCM 2 with Deep Depletion
 SCM 3 with Deep Depletion
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Figures 6.11 and 6.12 show the CΔ  profiles obtained using inverse modeling of 
the SCM measurements on the p-n junction sample A. From Figure 6.11, it is seen 
that the simulated CΔ  profile at the 148th iteration of the inverse modeling 
optimization is only close to the target measured CΔ  profile over the p region 
while there is considerable difference from the target CΔ  profile over the 
remaining regions of the p-n junction sample. However, the corresponding dopant 
profile extracted at the 148th iteration from inverse modeling, as shown in Figure 
6.12, matches well with the measured boron dopant profile from SIMS 
measurement. Furthermore, it also shows that the junction depth for the shallow p-
n junction Sample A is around 100 nm as seen from the final extracted dopant 
profile from inverse modeling. On the other hand, there is a significant difference 
in the spatial location corresponding to CΔ  = 0  (apparent electrical junction) 
between the measured target CΔ  profile and the simulated CΔ  profile at the 
148th iteration. This could be due to the carrier spilling effect where the carrier 
distribution differs from the dopant distribution [56]. For sample A, from the 
SIMS measurements, it is seen that the dopant profile is very abrupt and shallow 
and hence there is a large deviation between the dopant and carrier density in the 
depletion region of the p-n junction. Therefore, applying a dc bias between the 
SCM probe tip and the sample will alter the electrical field within the depletion 
region of the p-n junction sample which causes minority carriers to flow in from 
the opposite n-type and p-type regions. Since the SCM primarily measures carrier 
density rather than dopant density, hence the carrier movement will perturb the 
location where CΔ  = 0. The MEDICI device simulator is not able to take into 
account accurately the non-equilibrium and rapid movement of minority carriers 
in the depletion region of the p-n junction, which occurs during SCM 
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measurements. This results in a discrepancy of the spatial location corresponding 










Figure 6.11 : Inverse modeling for the SCM experimental CΔ  curve showing the  












Figure 6.12 : Extracted dopant profiles (after 148 iterations) from inverse 
modeling compared with the SIMS profiles (SIMS 1 and SIMS 2). 
Te initial (guess) dopant profile and the dopant profile after 45 
iterations of inverse modeling are also shown. 
 



















 Target ΔC curve
 Initial with Peak Conc = 1x1020 cm-3,
           Sigma = 0.020, NF = 3.5x10
11 cm-2
           and PAcceptor = 4x1011 cm-2eV-1
 45th iteration with Peak Conc = 2.118x1020 cm-3,
           Sigma = 0.0204, NF = 3.803x10
11 cm-2
           and PAcceptor = 1.747x1011 cm-2eV-1
 148th iteration with Peak Conc = 2.740x1020 cm-3,
           Sigma = 0.0308, NF = 3.839x10
11 cm-2
           and PAcceptor = 2.943x1011 cm-2eV-1



























 Initial with Peak Conc = 1x1020 cm-3
          and Sigma = 0.020
 45th iteration with Peak Conc = 2.118x1020 cm-3
          and Sigma = 0.0204
 148th iteration with Peak Conc = 2.740x1020 cm-3
          and Sigma = 0.0308
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Comparing the SCM extracted dopant profile using the analytic model (based on 
Eq. (6.31)) in Figure 6.10 with the one obtained from inverse modeling of the 
measured CΔ  profile (in Figure 6.12) clearly shows that the dopant profile 
extracted from inverse modeling is more accurate, when compared to the 
measured dopant profile from SIMS. However, the accuracy of the dopant profile 
from inverse modeling involves using a large amount of processing time (148 
iterations before the inverse modeling optimization procedure terminates). 
Therefore it is very desirable to come up with an alternative approach of 
maintaining the same degree of accuracy in the extracted dopant profile while 
significantly reducing the processing time in obtaining the final dopant profile. As 
a result, it is proposed that the SCM extracted dopant profile using the analytical 
model be used to generate the initial simulated CΔ  profile, with the ratio r close 
to the target (measured) CΔ  profile by varying FN  and itD  parameters as shown 
in Figure 6.13. Adopting this approach, Figure 6.14 shows that the extracted 
dopant profile from inverse modeling at the 76th iteration matches well with the 
measured boron dopant profile from SIMS, hence reducing the total processing 
time by half as compared to the previous approach by starting with an arbitrary 
initial dopant profile whose values for peakN and σ  are not known a priori. 
However Figure 6.13 shows that the simulated CΔ  profile at the 76th iteration 
















Figure 6.13 : Inverse modeling for the SCM experimental CΔ  curve with the 












Figure 6.14 : Extracted dopant profile from inverse modeling using the dopant 
profile from the analytic model as initial guess 
 
This approach of using a dopant profile calculated from the analytical model as an 
initial guess will result in faster convergence of the extracted dopant profile from 



















 Target ΔC curve
 Initial with Peak Conc = 1x1021 cm-3,
           Sigma = 0.0268, NF = 4.5x10
11 cm-2,
           PAcceptor = 4.5x1011 cm-2eV-1
 34th iteration with Peak Conc = 5.171x1020 cm-3,
           Sigma = 0.0233, NF = 4.502x10
11 cm-2,
           PAcceptor = 4.504x1011 cm-2eV-1
 76th iteration with Peak Conc = 3.292x1020 cm-3,
           Sigma = 0.0295, NF = 3.250x10
11 cm-2,
           PAcceptor = 3.659x1011 cm-2eV-1


























 Initial with Peak Conc = 1x1021 cm-3
           and Sigma = 0.0268
 34th iteration with Peak Conc = 5.171x1020 cm-3
           and Sigma = 0.0233
 76th iteration with Peak Conc = 3.292x1020 cm-3
           and Sigma = 0.0295
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inverse modeling as the theoretical model gives fairly accurate values of peakN and 
σ  for the half-gaussian dopant profile to begin with in the inverse modeling 
optimization procedure. This is verified by comparing the relative RMS error at 
different iterations during the entire optimization procedure as shown in Figure 
6.15. It can be seen that the relative RMS error when inverse modeling terminates 
is about the same for both approaches. However, using a dopant profile calculated 
from the analytical model as initial guess results in a smaller RMS error at the 
starting iteration, hence leading to faster convergence for the final extracted 
dopant profile from inverse modeling. Therefore the theoretical model can be used 
as an effective tool for providing faster and rapid convergence of extracted dopant 









Figure 6.15 : Comparison of the relative RMS error between the two different 
inverse modeling procedure  
 
Figure 6.16 shows the extracted dopant boron profile from both the SIMS 
measurements and the analytical model in Eq. (6.31) (taking the deep depletion 
effect into consideration) for the other samples B, C and D. The results for sample 
A are also shown for comparison. Figure 6.16 shows that the dopant profiles 





















 Starting from an arbitary
           initial dopant profile
 Using a dopant profile from
           analytical model as initial guess
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extracted from the theoretical model is reasonable, but not accurate, for very 










Figure 6.16 : Measured dopant profiles from SIMS and SCM extracted dopant 
profiles using the improved analytical model (with deep depletion 
effects accounted for) for Samples B,C and D 
 
Using a platinum probe tip with a smaller radius of curvature, instead of a cobalt-
coated silicon probe tip that was used to obtain the CΔ  profile for the shallow p-n 
junction samples A to D (which was performed earlier), Figure 6.17 shows that 
the extracted dopant profile by applying the analytical model on the SCM 
measurements, over 3 different line locations across the ultra-shallow p-n junction 
sample D (shown by the error bars), agrees reasonably well with the dopant (boron) 
profile from SIMS measurement. Therefore this demonstrates the suitability of the 
deep-depletion analytical model for use in SCM dopant profile extraction. The 
improvement of the extracted dopant profile for the ultra-shallow p-n junction 
sample D is mainly due to the reason that the cobalt-coated silicon probe tip used 
earlier was unable to resolve the profile of the ultra-shallow p-n junction. The 
slope of the extracted dopant profile for the ultra-shallow p-n junction sample D is 




















 From Analytic Model, Sample A
 From Analytic Model, Sample B
 From Analytic Model, Sample C
 From Analytic Model, Sample D
 From SIMS, Sample A
 From SIMS, Sample B
 From SIMS, Sample C
 From SIMS, Sample D
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close to the dopant profile steepness of 3 nm/decade as required by the 










Figure 6.17 : Extracted SCM profile of the ultra-shallow p-n junction sample D 
using deep-depletion modeling. The SCM profiles are compared 
and verified with the boron concentration on the p-side of the 
respective junction, obtained from SIMS measurements. 
 
Despite the better results obtained using a higher resolution platinum probe tip, 
Figure 6.17 still shows that the SCM extracted dopant profile using the deep-
depletion analytical model does not agree very well with the SIMS measurements 
over certain regions. Therefore, inverse modeling for the ultra-shallow p-n 
junction was performed in order to obtain a more accurate extracted profile. A 
Gaussian half profile, with a peak dopant concentration on the p-side ( peaksubN , ) 
and half width (or sigma) that is close to the dopant profile extracted from the 
analytical model, was used as an initial dopant profile to start the inverse modeling 
simulation/optimization. In the simulation, CΔ  was calculated as the difference in 
the simulated high frequency (at 915 MHz) probe tip-to-substrate capacitance 
between total (DC plus AC) biases of –0.3 V and –1.7 V. The initial (starting) CΔ  







ITRS ~ 3 nm resolution
















 SIMS (Boron) Profile
 SCM (Deep Depletion Model)
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profile was obtained from a fitted Gaussian half dopant profile with simulated 
oxide fixed charge density ( FN ) of 
11105x 2−cm  and interface state density ( itD ) 
of 11105.4 x 12 −− eVcm  (surface states are assumed to be uniformly distributed in 
the silicon band gap). The SCM measured CΔ  profile was calibrated by 
multiplying with a factor 1k , obtained by dividing the simulated CΔ  peak on the 
highly doped p-side (in units of F/μm) to the measured CΔ  peak (in units of volts) 
at the same region, which then forms the target profile to be matched via inverse 
modeling. Figure 6.18 shows the CΔ  profiles obtained from various iteration 
steps of the inverse modeling optimization procedure. It is seen that the CΔ  
profile at the 48th iteration of the inverse modeling optimization starts to converge 
and the CΔ  profile at the 68th iteration comes reasonably close to the target 
(measured) CΔ  profile over the p-type and depletion regions of the ultra-shallow 
p-n junction. On the other hand, Figure 6.19 shows that the dopant profile at the 
68th iteration from inverse modeling also agrees well with the measured dopant 
(boron) profile from SIMS measurements.  
 
Comparing Figs. 6.18 and 6.19 shows that there is a large discrepancy in the 
spatial location between the metallurgical junction (at x ~28 nm from the extracted 
dopant profile at the 68th iteration) and the electrical junction location (where 
0=ΔC ) at x ~70 nm. One possible reason for this discrepancy could be due to the 
movement of the minority carriers from the opposite n-type and p-type regions as 
result of the alteration of the electric field within the depletion region of the ultra-
shallow p-n junction by the applied DC bias between the SCM probe tip and 
sample. Therefore the carrier movement will perturb the location where 0=ΔC . 
In conclusion, the viability of dopant profiling on an ultra-shallow p-n junction, 
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with junction depth of less than 30 nm, using an analytical deep-depletion model 










Figure 6.18 : Inverse modeling for the SCM experimental CΔ  curve with the 










Figure 6.19 : Extracted dopant profile from inverse modeling using the dopant 
profile from the analytic model as initial guess for Sample D 
 
 






















































In conclusion, an approach to accurate dopant profiling using an analytical deep-
depletion model and inverse modeling of SCM measurements is shown for 
shallow p-n junctions with junction depths as small as 20 to 30 nm. The deep-
depletion effect, resulting from rapid changes in the bias applied between the 
sample and probe tip during SCM measurements, is incorporated into an analytical 
model which directly converts the measured SCM data into dopant concentrations. 
The good agreement between the extracted dopant profile from the model and that 
from the SIMS measurement shows the validity of the proposed model. The 
dopant profile extracted from the analytical model provides a good initial dopant 
profile for starting the inverse modeling simulation to further optimize the 
extracted dopant profile. The theoretical model may be further improved by taking 
the effects of the interface trap density on the measured CΔ  values and 














CONTRAST REVERSAL EFFECT IN 
SCANNING CAPACITANCE MICROSCOPY 




SCM extracts the dopant concentration from samples by acquiring the change in 
the metal-oxide-semiconductor capacitance (dC) between the SCM probe tip and 
the underlying semiconductor, to a change in the applied ac bias (dV). The dC/dV 
signal is then converted to dopant concentration using an appropriate inverse 
modeling scheme. Unfortunately, the dC/dV signal shows a bias-dependent non-
monotonic behavior as a function of dopant concentration, the so-called contrast 
reversal effect in the literature, resulting in ambiguity in the extracted dopant 
concentration [43-44]. Previous works have shown that the contrast reversal effect 
can be minimized either by optimizing the applied dc bias or by reducing the 
silicon-silicon dioxide (Si-SiO2) interface microroughness (associated with the 
concentration of interface states) [18,45]. However, the fundamental physical 
processes causing the contrast reversal in the SCM dopant concentration images 
are not completely understood. 
 
This chapter describes investigations on the contrast reversal effect in SCM 
dopant concentration extraction which affects the accuracy of the SCM technique 
for dopant profiling as described in the previous chapter. The contrast reversal 
effect is investigated both theoretically and experimentally. The shift of the 
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turning point in the non-monotonic response of the peak dC/dV signal versus 
dopant concentration to higher dopant concentrations is explained by the 
difference in the capture/emission time constant of the interface states and the 
series resistance of the semiconductor sample. This is verified by comparing the 
experimental SCM measurements with the simulated peak dC/dV profile on a p-
type multiple dopant step sample. The contrast reversal effect, which affects the 
accuracy of dopant concentration extraction using the SCM peak dC/dV signal, 
can be minimized by using an overlying oxide with good interfacial quality and a 
semiconductor sample of low series resistance. 
 
7.2 Sample preparation, SCM measurements on the 
multiple dopant step sample and theoretical 
simulations 
 
The p-type multiple dopant step wafer sample used in this study consists of seven 
different dopant concentration steps. Each step is about 5 μm wide and the step 
with the highest dopant concentration is located closest to the wafer surface. In 
order to perform SCM cross-sectional measurements, the sample was cleaved 
using a precision cleaving machine and wet oxidation at 600oC (relatively low 
temperature to minimize dopant diffusion) was performed for 2 hours to achieve 
an overlying oxide thickness of about 3 nm. The sample was subsequently 
mounted on a metal disk serving as the back contact of the structure for SCM 
measurements. The differential capacitance (dC/dV) versus voltage (V) 
characteristic signal was obtained at each individual dopant step by sweeping the 
tip-sample dc bias from -6 V to 6 V, at a sweep rate of 2.4 V s-1, an ac frequency 
of 90 kHz and an ac bias of 0.2 V, using a Digital Instruments Dimension 3000 
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SCM. Subsequently, after the completion of the dC/dV measurements, the sample 
was subjected to a further anneal step at a temperature of 450oC in an ambient of 
10% H2 and 90% N2 (forming gas or FG) for 35 minutes. Following FG anneal, 
the SCM dC/dV measurement at the same dc sweep rate and ac bias was repeated 
to investigate the effect of hydrogen passivation of interface traps. The two-
dimensional numerical device simulator MEDICI [41], was used to calculate 
(simulate) the high-frequency (at 915 MHz) probe tip-to-substrate capacitance-
voltage (C-V) response from accumulation to inversion under an applied dc bias, 
assuming a probe tip with radius of curvature of 25 nm. Figure 7.1 shows the 
combined plot of the measured (before and after FG annealing) and simulated 
peak dC/dV versus dopant concentration. The simulation was performed assuming 
that acceptor-like and donor-like interface traps occupy the upper and lower half 
of the silicon bandgap, respectively. A degraded carrier mobility surface layer of 
50 nm thickness, just below the overlying oxide, was also assumed in the 
simulation to model the effect of mobility degradation and an increased sample 
series resistance. The simulated peak dC/dV values in the Figure 7.1 was 
calculated by first numerically differentiating the simulated C-V curve with 
respect to the applied bias and then noting the maximum value. The negative sign 
of the peak dC/dV magnitude arises from the negative slope of the C-V curve in 
the depletion region for a p-type substrate. The experimental peak dC/dV 
magnitude is represented by error bars depicting the maximum, minimum 
(indicated by the horizontal bars) and average (open and solid square symbol for 
oxide before and after FG annealing respectively) values at each of the seven 









Figure 7.1 : Simulated and experimental (measured) peak dC/dV magnitude 
plotted against dopant concentration. 
 
Figure 7.1 shows that the turning point of the simulated peak dC/dV curve versus 
dopant concentration is close to that of the measured average (over 5 measurement 
sites for each dopant concentration) peak dC/dV curve. The turning point in the 
measured plots of Figure 7.1 shifts to lower dopant concentrations for an oxide 
with better interfacial quality (i.e., FG annealed oxide). The better interfacial 
quality of the FG annealed oxide is observed from the smaller full-width-at-half-
maximum (FWHM) value of the dC/dV versus V characteristic [19] in Figure 7.2 
for all seven dopant concentration values as compared to the sample without FG 
anneal where the inset shows the energy distribution of the interface trap density 
(Dit) that was obtained from conductance measurements for the sample before and 
after FG annealing (at varying gate bias and frequency) [74]. The horizontal axis 
of the inset shows the trap energy (Etrap) measured from the intrinsic Fermi level 
(Ei). The FWHM is dependent on the interface trap density as shown previously in 
[19]. This is further verified from the measured interface trap density (Dit) energy 
distribution, shown in the inset of Figure 7.2, obtained from conductance 
measurements.  
 





















 No FG Anneal










 Sim. Peak dC/dV
























Figure 7.2: FWHM of the differential capacitance characteristics before and after 
FG anneal plotted against the dopant concentration. 
 
The results seem to suggest that in order to minimize contrast reversal in SCM 
measurements for reliable dopant concentration extraction, that is for the turning 
point in Figure 7.1 to occur at much lower dopant concentrations, an oxide with 
good interfacial quality is required. On the other hand, the peak dC/dV magnitude 
is not significantly different before and after the FG anneal which shows that the 
accuracy of the extracted dopant concentration is not significantly affected by the 
interfacial quality of the oxide; this which would be ideal for dopant extraction if 
not for the contrast reversal effect. The insensitivity of the peak dC/dV magnitude 
to the interface trap concentration could possibly be due to the inability of the 
interface traps to respond to the extremely high frequency of 915 MHz of the 
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7.3 Understanding the physical processes causing SCM 
contrast reversal from theoretical simulations 
 
In order to understand the physical mechanisms responsible for the SCM contrast 
reversal, theoretical simulation was performed for six different cases, with varying 
interface trap distribution and carrier mobility degradation of the sample surface 
layer, as illustrated schematically in Figure 7.3. The different cases simulated 
consist of: Case (a) - electron acceptor and donor interface traps, each with charge 
density of 5 x 1011 cm-2 eV-1, are located throughout the silicon bandgap; Case (b) 
- electron acceptor and donor interface traps, each with charge density of 5 x 1011 
cm-2 eV-1, are each located in the upper and lower half of the bandgap, 
respectively; Case (c) - interface trap distribution similar to Case (a) but with a 
degraded mobility surface layer of 0.05 μm thick where degraded electron and 
hole mobilities are assumed to be 1 cm2 V-1 s-1; Case (d) - interface trap 
distribution similar to Case (b) but with a degraded mobility surface layer as in 
Case (c); Case (e) - without any interface traps or degraded mobility surface layer; 
and Case (f) – similar to Case (e) with an increase in the length of the area plane 
perpendicular to current flow from 2 μm [as in Cases (a) to (e)] to 4 μm to 
decrease the sample series resistance. The hole and electron mobilities of the bulk 
substrate are assumed to be 500 cm2 V-1 s-1 and 1000 cm2 V-1 s-1, respectively. The 
cross symbol and open circle symbol in the schematic diagrams represent the 
acceptor and donor interface traps respectively. The hole and electron mobilities 
of the bulk substrate are assumed to be 500 cm2 V-1 s-1 and 1000 cm2 V-1 s-1, 
respectively, while that of the degraded surface layer are both assumed to be              
















Figure 7.3 : Schematic diagram of the different cases simulated 
 
It was found that using a concentration-dependent hole and electron mobility for 
the non-degraded bulk in the simulation, as compared to the assumption of 
constant mobility, did not result in significant difference of the results and overall 
conclusion. Figure 7.4 shows the simulated peak dC/dV magnitude versus dopant 
concentration for the six different cases. The figure is divided into three regions of 
low (region 1), mid (region 2) and high (region 3) dopant concentration. The 
surface condition for the six different cases in each of these three regions, where 
each structure is biased at the condition corresponding to peak dC/dV, can be 




























































Case (f): Dit = 0 
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= EFs – Ei, where EFs and Ei are the surface and intrinsic Fermi level respectively, 
plotted against dopant concentration for Case (a) to Case (f) in Figure 7.3. ψs, 
extracted at 0.2 nm from the Si-SiO2 interface, is calculated using the value of the 
dc bias Vpeak corresponding to the simulated peak dC/dV value at each dopant 
concentration. The flatband potential line (star symbol) is also shown. Points 
which lie below the flatband line correspond to accumulation at the semiconductor 









Figure 7.4: Simulated peak dC/dV magnitude plotted against dopant concentration 









Figure 7.5 : Simulated surface band bending plotted against dopant concentration 
for Case (a) to Case (f) in Figure 7.3 





















































It is observed from Figure 7.4 that the turning point of the curves for the majority 
of the cases occur in, or close to, region 2 except for Cases (e) and (f) which 
occurs in region 1. For Cases (e) and (f) (interface trap-free conditions), the 
decrease in the absolute value of the simulated peak dC/dV magnitude (after the 
turning point) with increased dopant concentration is due to the increased free 
carrier concentration which will cause the substrate to deplete more slowly. Hence 
the capacitance decreases more slowly with applied voltage, and the slope of the 
C-V curve in the depletion region becomes smaller when the dopant concentration 
increases. On the other hand, the non-monotonic behavior of the simulated peak 
dC/dV magnitude at low dopant concentrations (Nsub ≤ 1015 cm-3) could possibly 
be explained by the influence of the sample series resistance Rs given by 
 
Rs = L/(qnμA)                    (7.1) 
where L is the length of the current conduction path, A is the area plane 
perpendicular to the current flow, n is the majority carriers per unit volume, μ is 
the carrier mobility and q is the electronic charge.  
 
Figure 7.4 shows that when the length of the area plane perpendicular to current 
flow in the simulation is doubled from 2 μm in Case (e) to 4 μm in Case (f), to 
decrease Rs by half, the turning point of the curve corresponding to Case (f) shifts 
to lower substrate dopant concentration at 5 x 1014 cm-3 as compared to Case (e) 
(with higher Rs) whose turning point is at 10
15 cm-3. In addition, the higher peak 
dC/dV magnitude corresponding to Case (f) as compared to Case (e) suggests that 
a larger Rs value in Case (e) decreases the steepness of the C-V curve. Since the 
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carrier mobility also affects Rs, the presence of a degraded mobility surface layer 
in Cases (c) and (d) will increase Rs significantly. For example, in Cases (c) and 
(d), the series resistance of the degraded mobility surface layer is ~1.56 MΩ, 
which is about 17 times larger than that of the bulk substrate (~93 kΩ), assuming a 
device width (into the plane of the paper) of 1 μm for the structures in Figure 7.3 
and Nsub = 10
15 cm-3. The degraded surface layer significantly increases the overall 
series resistance and thus shifts the turning point of the curves for Cases (c) and (d) 
to higher dopant concentration and reduces the peak dC/dV magnitude, as 
compared to cases without the degraded mobility surface layer. 
 
In order to explain the trend of the turning point for the curves in Figure 7.4 in the 
presence of interface traps (i.e., Cases (a) to (d)), it is necessary to first consider 
the simulated surface band bending, ψs = EFs – Ei (where EFs and Ei are the surface 
and intrinsic Fermi level, respectively). ψs is calculated using the value of the dc 
bias Vpeak corresponding to the simulated peak dC/dV value at each dopant 
concentration for Cases (a) to (f) in Figure 7.5. Points which lie below the flatband 
potential line in Figure 7.5 correspond to accumulation at the semiconductor 
surface while those that lie above the flatband line correspond to a depleted 
surface. The general shift in Vpeak from accumulation to depletion as the dopant 
concentration increases means that the interface trap capture/emission time 
constant will change as a result of the changing surface condition. At higher 
dopant concentration, the Fermi level will be closer to the valence band for p-type 
substrate, and hence more of the donor interface traps will be emptied and become 
positively charged (i.e., Coulomb-attractive condition for trapping electrons). For 
 188
distances within a few extrinsic Debye lengths of the Si-SiO2 interface, the 
majority carrier density is modified by the presence of the interface and at 
distances close to the interface, the majority carrier density is dominated by the 
interface rather than by the doping density [102]. As a result, when more of the 
slower emitting, but faster capturing, donor interface traps become electrically 
active at higher dopant concentrations, a deficit of carriers will occur, thus 
resulting in a depletion region near the interface. This is observed in Figure 7.5 
where the surface condition at Nsub = 10
15 cm-3 changes from accumulation in 
Case (e) (zero interface traps) to depletion for Case (a) (with the highest 
concentration of positively charged donor traps). Charges captured by the 
interface traps in the first half cycle of the applied ac gate voltage may not be 
emitted during the other half cycle, since the emission lags the capture time 
constant as dopant concentration increases [103]. The observed peak in ψs for 
Case (a) in Figure 7.5 is a result of the loss of majority carriers near the Si-SiO2 
interface due to the effect of the interface traps. This is similarly observed for 
Case (b) but the peak is smaller since the interface trap effect on the majority 
carrier density is smaller as the donor interface trap concentration is lower as 
compared to Case (a). In addition, the turning point of the curves in Figure 7.4 
with interface traps shifts towards higher dopant concentration as the interface 
traps tend to create a surface depletion condition which will contribute a 
significant component to Rs. Simulation results shown in Figure 7.6 also show that 
the presence of the degraded mobility surface layer will lead to increased surface 
generation of electron-hole pairs in an attempt to revert to the equilibrium state, 
thus resulting in a less depleted surface as shown in Figure 7.6 by comparing Case 











Figure 7.6 : Net recombination of carriers plotted against the distance from the Si-
SiO2 interface 
 
7.4 Summary  
 
In this chapter, the fundamental physical processes due to interface traps, carrier 
mobility degradation and series resistance causing the contrast reversal effect in 
SCM measurements have been studied. It is seen that a sample with low interfacial 
trap density and a small series resistance will lead to less ambiguity in SCM 
dopant concentration extraction using the peak dC/dV method, as the turning point 
causing the non-monotonic response of peak dC/dV signal with dopant 













































In the first part of the project, the SCM technique was applied to the 
characterization of the overlying oxide layer on the semiconductor sample. This is 
because the quality of this overlying oxide is important for accurate dopant profile 
extraction, which was investigated in the next part of the project. Using silicon 
dioxide of various thickness and quality, it was shown that the spread, or the full-
width at half-maximum (FWHM), of the SCM dC/dV peak is correlated with the 
trap density ( itD ) at the oxide-semiconductor interface. A theoretical model was 
developed in this work to allow itD  to be obtained from the extracted FWHM 
values. Utilizing the high spatial resolution capability of the SCM, the developed 
model was applied to obtain spatially the local distribution of itD  values across 
the channel/gate dielectric region of a strained-silicon MOSFET device. 
 
The second part of this project investigated the application of SCM for dopant 
profiling on deep (junction depth of ~1 μm) and shallow (junction depth of 100 
nm or less) p-n junctions, with the objective of developing an accurate quantitative 
model for extraction of dopant concentration from two-dimensional SCM 
measurements. An analytical model for direct conversion of the measured SCM 
differential capacitance (ΔC or dC/dV) into dopant concentration was developed. 
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This model, which considers the deep-depletion effect, can provide a fairly good 
initial guess of the dopant profile for faster convergence in inverse modeling 
simulation. The contrast reversal effect, which affects the accuracy of SCM 
dopant profile extraction, was also investigated in this work. It was found that the 
physical mechanisms responsible for the contrast reversal could be explained by 
the difference in the capture/emission time constant of the interface states and the 
series resistance of the semiconductor sample with an overlying oxide. 
 
8.1.1 Dielectric characterization using SCM 
 
SCM measurements on several samples of silicon dioxide (SiO2) grown under 
different oxidation conditions were performed. Results show that the extracted itD  
is correlated with the spread of the dVdC /  versus V plot (also known as the 
dVdC /  curve) from SCM measurements. In addition, the results also show that 
the SiO2 dielectric layer has much better interfacial quality as compared to the 
high-k dielectric materials. It was found that prior hydrogen peroxide immersion 
and UV irradiation during oxide growth will result in a low temperature oxide 
with good interfacial quality. The work in this project has shown that SCM could 
be used to characterize the interfacial quality of oxides. The advantage of using 
the SCM as compared to C-V measurements is that prior metallization to form a 
MOS structure is not required, making the SCM a convenient technique for in-
process oxide quality monitoring.  
 
A theoretical model was proposed in this work for obtaining itD  directly from the 
spread of the dC/dV characteristic in SCM measurements. The theoretical model is 
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valid under conditions where the semiconductor is non-degenerate, that is for the 
range of substrate dopant concentrations of 317315 105.1105.2 −− ≤≤ cmxNcmx sub  
investigated in this work. The calculated itD  value using the SCM theoretical 
model matches very well with the midgap interface trap density ( )(mgitD ) obtained 
from conductance measurements. Therefore this demonstrates the viability of 
using the FWHM  of a SCM dVdC / characteristic curve in obtaining the itD  
value near midgap. 
 
In addition, the SCM theoretical model was used to extract, with nanometer spatial 
resolution, the spatial distribution of itD  across the channel of a transistor with 
silicon-germanium stressors. Calculations show that itD  increases outwards from 
the center of the channel with the highest value close to the source and drain 
regions. It is therefore expected that the mobility degradation of mobile channel 
carriers due to Coulomb scattering by interface traps to be the largest at the source 
and drain regions. 
 
8.1.2  SCM dopant profile extraction 
 
Firstly, the occurrence of the SCM contrast reversal effect was demonstrated by 
performing SCM measurements on a multiple dopant step sample. The SCM 
contrast reversal effect will cause ambiguity in dopant profile extraction using the 
peak dC/dV technique, where the dC/dV signal is converted to dopant 
concentration using an appropriate inverse modeling scheme. This is because the 
dC/dV signal shows a bias-dependent non-monotonic behavior as a function of 
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dopant concentration. It was found that the contrast reversal effect in SCM 
measurements was the result of several fundamental physical processes (i.e., 
carrier mobility degradation and series resistance) due to the difference in the 
capture/emission time constant of the interface traps. From the theoretical 
simulations, it was seen that a sample with low interfacial trap density and a small 
series resistance will lead to less ambiguity in SCM dopant concentration 
extraction using the peak dC/dV method. By improving the interfacial quality of 
the oxide-semiconductor structure, the turning point causing the non-monotonic 
response of the peak dC/dV signal with dopant concentration will be shifted 
towards smaller dopant concentrations, resulting in a minimization of the contrast 
reversal effect.  
 
A more accurate approach to dopant extraction using combined inverse modeling 
(with the in-built optimizer in the MEDICI device simulator) and forward 
simulation (using MEDICI) of SCM measurement data was demonstrated on both 
deep (junction depth of about 1.2 μm) and shallow (junction depth ≤ 110 nm) p-n 
junctions. The approach takes into account the essential physics of minority carrier 
response to the SCM probe tip in the presence of lateral electric fields due to a p-n 
junction. Results show that the dopant profile extracted from inverse modeling 
agrees well with the measured boron dopant profile from secondary ion mass 
spectroscopy (SIMS) measurements for the deep p-n junctions. On the other hand, 
ΔC (or dC/dV) measurements were also performed on four shallow p-n junctions 
(i.e., samples A, B, C and D in order of decreasing junction depth). Sample A has 
a junction depth of about 110 nm while sample D has the smallest junction depth 
at about 25 nm. An analytical theoretical model for SCM dopant profile extraction, 
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taking the deep-depletion effect into consideration, was developed and its validity 
was verified by comparing the dopant profile extracted using the analytical model 
with the measured SIMS profile on sample A. For the other shallow junction 
samples, it was found that the dopant profile calculated (extracted) from the model 
could provide a fairly good initial guess for faster convergence in inverse 
modeling.  
 
8.2  Recommendations for Future Work 
 
The extraction of dopant concentration from the SCM results usually involves the 
use of two-dimensional or three-dimensional numerical approaches as the analyses 
are mathematically very challenging. Hence presently, there is no available 
theoretical analytical model for accurate dopant profile extraction from very 
shallow p-n junctions, with junction depths of less than 50 nm. There could be 
some other important fundamental physical processes (besides the deep depletion 
effect) for these very shallow p-n junctions which need to be further investigated 
and understood. Further work can focus on this together with developing a 
theoretical model, incorporating these effects, for very shallow p-n junctions, 
which allows quick and direct conversion of the dC/dV signal into dopant profile. 
Such a theoretical model can be used as a convenient method for observing and 
understanding the impact of process changes on the dopant concentration profile, 
which is very crucial to the operation of sub-100 nm technology MOSFET 
devices. Furthermore, the use of the analytical model in obtaining the dopant 
profile will save a large amount of computation time as compared to more 
rigorous numerical simulation.  
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A theoretical quantitative model which relates the changes in FWHM  to itD  has 
been developed to calculate the interface trap density at midgap directly from the 
SCM differential capacitance characteristic. However, the theoretical model 
(based on the fundamental capacitance-voltage equations for a MOS structure) can 
only be applied for low substrate dopant concentration of less than 317102 −cmx  
and is not applicable for devices fabricated from sub-100 nm technologies with 
substrate dopant concentration in the mid or high 31710 −cm  range. Therefore it 
would be useful to extend the validity of the theoretical model for devices with 
higher substrate dopant concentrations (> 317102 −cmx ). The model can then be 
used to monitor the oxide interfacial quality directly after the oxidation process, 
which can reflect important information on the effects of certain processes. In 
addition, further work could also reformulate the model such that it could extract 
the energy distribution of the interface trap density across the silicon bandgap, 
instead of just giving the mid-gap interface trap density, so that more useful 
information can be obtained. 
 
Due to the high spatial resolution of SCM, it can be used to characterize nanoscale 
structures such as nanocrystals and nanowires. One avenue for further 
investigation could be the defectiveness of semiconductor nanocrystals under 
certain annealing conditions. Since the nanocrystals can store charges, therefore 
by examining the polarity and magnitude of the dC/dV characteristics from the 
SCM measurements, the amount and type of charges stored as a result of defects 
in the semiconductor nanocrystals can be understood. In addition, the changes in 
the distribution of the defects (which changes the amount of trapped charges) 
under different annealing conditions can be monitored using SCM. On the other 
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hand, there are indications, from analysis using transmission electron microscopy 
and Raman spectroscopy, that mechanical stress may affect the formation of the 
nanocrystals which would lead to defects that can trap or store charges. Similarly, 
the degree of mechanical stress on the nanocrystals can be examined using the 
dC/dV versus tipV  characteristics (i.e., monitoring changes in FWHM  and tipV  
corresponding to peak dC/dV) from SCM measurements. The other type of 
nanoscale structures that can be investigated using the SCM is single-walled 
carbon nanotubes (SWNT) consisting of a single graphen sheet wrapped up to 
form a tube with nanometer-scale diameter [104]. These carbon nanotubes can 
behave electrically as either metal or semiconductor with electrical properties as 
good as the silicon semiconductor. Therefore, these single-walled carbon 
nanotubes have the potential for electronic applications, where n-type doping was 
first achieved using the donated electrons from alkali metals to the nanotube to 
create n-type transistors [105] and other devices. As a result, SCM can be used to 
characterize the oxide interfacial quality of these carbon nanotube transistors so as 
to optimize the fabrication and electronic properties of this promising new class of 
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